PI PTO Engineer

Micron Technology•Boise, ID
•Onsite

About The Position

Micron Idaho Semiconductor Manufacturing (Triton) LLC is seeking a PI PTO Engineer to play a critical role in managing part type introductions, wafer resource planning, and yield performance across all manufacturing stages—from early planning to sustaining production—with responsibilities that vary by product maturity (e.g., Alpha DID, Ramp, Mature). This role involves executing system and traveler setup, ensuring timely pilot scheduling, and supporting risk assessment and resource coordination for new product introductions. The engineer will assist in projecting yield curves to support business planning and forecasting, participate in sampling plans, attribute setup, SWR handling, and hold management. Additionally, the role includes managing B-type wafer requirements for pilot runs, ensuring alignment with topo needs, and collaborating with planning and operations teams to manage priority lots and enhance scheduling efficiency. The engineer will oversee attribute settings, including SIC and system configurations, and ensure inclusion in new DID checklists, as well as coordinate with reticle engineers to request and track new reticle deliveries.

Requirements

  • Bachelor's degree in Electrical Engineering, Chemical Engineering, Materials Science, Physics, or related field and 36 months of experience in the job offered or in a related occupation.
  • DRAM/NAND technologies
  • Process Control including the use of statistical process control tool including SPACE to perform analysis including specs retarget assessments
  • Project Management including effective coordination with cross-functional team as well as schedules and deliverables management, and milestone tracking
  • Engineering Data Analytics including engineering data analysis including data querying, data cleaning and data visualization with the use of tools including JMP, Power BI, and SQL programming language
  • NPI/Product Transfer including the experience in maintaining detailed technical documentation and process requirements including TRD and PRD as well as conversion matching to enable effective knowledge transfer within site and across sites
  • Yield optimization, planning and learning cycle execution including the experience of yield improvement planning and accelerated yield learning
  • Risk Management and Change Control including FMEA style analysis and risk management for engineering decision making
  • Resource and Process Optimization including risk-aware resource allocation, WIP prioritization and optimization skills including wafers funding to support yield learning and the implementation of best-known-methods (BKMs) and continuous improvement initiatives to enhance production performance.

Responsibilities

  • Managing part type introductions, wafer resource planning, and yield performance across all manufacturing stages.
  • Executing system and traveler setup.
  • Ensuring timely pilot scheduling.
  • Supporting risk assessment and resource coordination for new product introductions.
  • Assisting in projecting yield curves to support business planning and forecasting.
  • Participating in sampling plans, attribute setup, SWR handling, and hold management.
  • Managing B-type wafer requirements for pilot runs and ensuring alignment with topo needs.
  • Collaborating with planning and operations teams to manage priority lots and enhance scheduling efficiency.
  • Overseeing attribute settings, including SIC and system configurations, and ensuring inclusion in new DID checklists.
  • Coordinating with reticle engineers to request and track new reticle deliveries.

Benefits

  • Choice of medical, dental and vision plans
  • Benefit programs that help protect your income if you are unable to work due to illness or injury
  • Paid family leave
  • Robust paid time-off program
  • Paid holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service