LVS/DRC Engineer

Computer Task Group, IncUNAVAILABLE, UNAVAILABLE
Remote

About The Position

CTG is seeking an experienced LVS/DRC Engineer to develop and maintain high-quality physical verification rule decks for a leading client. This role requires an engineer who can make an immediate impact through demonstrated expertise in Synopsys IC Validator (ICV) DRC coding and the development of QA regression suites.

Requirements

  • 5+ years of semiconductor physical verification experience.
  • Strong hands-on experience with Synopsys IC Validator (ICV DRC).
  • Expertise in QA regression suite development.
  • Experience with Calibre, Cadence Virtuoso, and KLayout.
  • Proficiency in PxL, SVRF, Python, and SKILL.
  • Strong EDA automation and scripting skills.
  • Excellent verbal and written English communication skills and the ability to interact professionally with a diverse group are required.

Responsibilities

  • Develop and maintain LVS/DRC rule decks using Synopsys IC Validator.
  • Create and execute QA regression suites to validate rule deck quality.
  • Automate verification processes using Python, SKILL, PxL, and SVRF.
  • Support physical verification flows utilizing Calibre, Virtuoso, and KLayout.
  • Collaborate with engineering teams to resolve verification issues and improve design quality.

Benefits

  • competitive benefit package
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service