Jr. FPGA Developer (Compute Test, North Reading)

Teradyne•North Reading, MA

8d•$98,700 - $157,900•Hybrid

About The Position

Teradyne's Compute Test Division develops advanced test solutions for next-generation silicon, including high-performance SoCs and accelerators powering modern compute and AI systems. We are seeking a Junior FPGA Engineer to support the design and delivery of high-performance FPGA-based solutions at the heart of our test platforms. This role offers the opportunity to grow at the intersection of FPGA design, board-level hardware, and system architecture while working alongside experienced engineers on high-speed interfaces, complex digital systems, and system-level constraints. Based on site in North Reading, Massachusetts, the position is expected to work in the office three days per week and collaborate across functions on solutions that directly affect the quality and performance of cutting-edge semiconductor devices.

Requirements

2+ years of hands-on experience in FPGA design and development.
Working knowledge of Verilog/SystemVerilog for design and debugging.
Exposure to AMD (Xilinx) and/or Intel FPGA toolchains, including synthesis, implementation, and timing closure.
Understanding of digital design fundamentals and the ability to interpret schematics.
Some exposure to high-speed interfaces such as PCIe, DDR, SerDes, or similar technologies and familiarity with protocols such as AXI4, USB, I2C, and SPI.
Basic experience bringing up or debugging FPGA designs on hardware platforms.
Basic TCL and Python scripting skills and experience with version control systems.
Strong communication and collaboration skills, with an interest in developing system-level thinking and the ability to debug across FPGA, board, and software boundaries.

Nice To Haves

Coursework or project experience with SystemVerilog-based verification methodologies such as UVM.
Familiarity with FPGA SoCs and embedded processor subsystems.
Exposure to ATE or measurement equipment design.
A basic understanding of signal integrity and high-speed serial interfaces.
Familiarity with AI tools for engineering design.

Responsibilities

Support FPGA design implementation and bring-up under the guidance of senior engineers.
Develop FPGA logic for defined interfaces and subsystems as part of a larger design.
Collaborate with hardware, software, systems, and design verification teams on system-level solutions, simulations, and test coverage goals.
Support timing closure, resource optimization, lab bring-up, debugging, and basic root cause analysis using JTAG and lab instrumentation.
Build and maintain TCL and Python scripts that support design and validation workflows.
Partner in code reviews, design discussions, and PCB and system design decisions that affect FPGA performance, building toward greater technical ownership over time.