IC Verification Engineer

Broadcom•San Jose, CA
•$143,800 - $230,000

About The Position

The IC Verification Engineer architects and develops scalable, reusable testbench environments using verification methodology frameworks. The role drives test planning and functional coverage for block, core, and SoC features; builds pseudo-random tests to achieve coverage and verification closure; and debugs regression failures while addressing functional coverage gaps. The engineer collaborates with the team, mentors junior members, and devises efficient, creative ways to stress and verify the design under test. The role also leads documentation of verification strategy and reviews with design and architecture teams, and drives improvements in verification quality and efficiency.

Requirements

  • Bachelor's degree in Electrical, Electronics, or equivalent with 12+ years of experience, or a master's degree in Electrical, Electronics, or equivalent with 10+ years of experience.
  • 10+ years of experience developing complex verification environments, test plans, functional coverage, and pseudo-random testing.
  • Experience completing a full ASIC cycle from architecture development to tapeout, with a focus on verification.
  • Proficiency in SystemVerilog and verification methodologies such as UVM or VMM.
  • Strong debugging skills, including analyzing regression failures and understanding complex designs.
  • Good understanding of a complex protocol such as PCI Express or another multilayered protocol.
  • Ability to work with a team and mentor junior engineers.

Nice To Haves

  • Experience with the PCIe protocol.
  • Scripting knowledge in Python or Perl.
  • Comfort with Makefiles.
  • Experience verifying other protocols such as AXI.

Responsibilities

  • Architect and develop scalable, reusable testbench environments using verification methodology frameworks.
  • Drive test plans for block, core, and SoC features and write functional coverage for those features.
  • Build pseudo-random tests to verify features, achieve full functional coverage, and bring verification to closure.
  • Debug regression failures, analyze functional coverage gaps, and improve tests to cover gaps.
  • Work with team members and guide or mentor junior team members.
  • Develop creative and efficient approaches to stress and verify the design under test.
  • Lead documentation of verification strategy, including test plans, verification environments, and pseudo-random tests.
  • Lead reviews with design and architecture teams.
  • Drive verification quality and efficiency improvements.

Benefits

  • Discretionary annual bonus.
  • Competitive new-hire equity grant and potential annual equity awards, subject to plan documents and award agreements.
  • Medical, dental, and vision plans.
  • 401(k) participation with company matching.
  • Employee Stock Purchase Program (ESPP).
  • Employee Assistance Program (EAP).
  • Company-paid holidays, paid sick leave, and vacation time.
  • Paid Family Leave and other leaves of absence in accordance with applicable laws.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service