IC Verification Engineer

BroadcomSan Jose, CA
$143,800 - $230,000

About The Position

The IC Verification Engineer will be responsible for architecting and developing scalable and reusable Testbench environments using Verification Methodologies. This role involves driving test plans for all features at the Block/Core/SOC level, writing functional coverage, and building pseudo-random tests to achieve full functional coverage and bring verification to closure. The engineer will also debug regression failures, analyze functional coverage gaps, improve tests, and mentor junior team members. Key responsibilities include leading the documentation of verification strategy, driving verification quality and efficiency improvements, and leading reviews with design/architecture teams.

Requirements

  • Bachelor’s degree in Electrical/Electronics/Equivalent with 12+ years of relevant experience; or Master’s degree in Electrical/Electronics/Equivalent with 10+ years of relevant experience
  • 10+ years of experience in developing complex Verification Environments, developing Test plans, Functional coverage and pseudo-random testing
  • Must have gone through a full ASIC cycle right from Architecture development to Tapeout with full focus on Verification leading a Core
  • Very proficient in System Verilog and Verification Methodologies like UVM/VMM
  • Good debug skills in analyzing regression failures and understanding of complex designs
  • A good understanding of a complex protocol like PCI Express or other multi-layered protocol

Nice To Haves

  • Experience in PCIe protocol
  • Comfort with Makefiles
  • Experience with Verifying with other protocols like AXI

Responsibilities

  • Architect and develop scalable and reusable Testbench environment using the framework of Verification Methodologies.
  • Drive Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
  • Build pseudo-random tests to verify and get to full Functional coverage and bring the Verification to closure
  • Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
  • Work with other members of the team, guide/mentor junior team members
  • Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
  • Driver Verification quality and Efficiency improvements

Benefits

  • Discretionary annual bonus
  • Competitive new hire equity grant
  • Annual equity awards
  • Medical plans
  • Dental plans
  • Vision plans
  • 401(K) participation
  • Company matching for 401(K)
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays
  • Paid sick leave
  • Vacation time
  • Paid Family Leave (following applicable laws)
  • Other leaves of absence (following applicable laws)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service