Hardware Engineer - MTS3

Everpure•Santa Clara, CA
•$149,000 - $224,000•Onsite

About The Position

Drive the evolution of high-performance, energy-efficient storage solutions built specifically for hyperscale environments. As a key technical contributor in Everpure’s Hyperscale Line of Business, you will collaborate directly with hyperscale customers, ODM/JDM partners, and internal engineering teams to translate complex requirements into robust, deployment-ready hardware. Your goal is to maximize storage platform density and total-cost-of-ownership (TCO) optimization by taking cutting-edge designs from initial architecture through rigorous validation to full-scale production.

Requirements

  • Hardware Design & Qualification Expertise: Demonstrated expertise in qualifying complex server, storage, or accelerated computing platforms at the electrical, protocol, and functional levels.
  • Technical Deep-Dive Capabilities: Proficient in high-speed signal analysis (using oscilloscopes and bus analyzers), coupled with a firm understanding of system thermal dynamics, NVMe drives, and power distribution architectures.
  • Firmware & Systems Integration Proficiency: Hands-on experience navigating OS/kernel-level hardware debugging tools and working with system firmware (BIOS, BMC) to isolate and fix sub-system failures.
  • Test Automation & Scripting Mastery: Proven ability to build, automate, and scale hardware validation test beds using scripting languages (such as Python or BASH).
  • Cross-Functional & Partner Leadership: Strong collaborative drive and communication skills necessary to lead technical initiatives with external hyperscale customers, manufacturing partners, and internal engineering teams.

Responsibilities

  • Lead End-to-End Hardware Qualification: Plan, implement, and automate hardware design validation projects in partnership with hyperscale customers and ODM/JDM vendors to guarantee production readiness, signal integrity, and long-term reliability.
  • Drive System Hardening and Debugging: Perform root-cause failure analysis, analyze high-speed protocol captures, and resolve complex electrical, thermal, and firmware-hardware interaction issues to maintain peak platform availability.
  • Optimize Hardware Architecture: Review high-speed bus interfaces (PCIe, Ethernet, Serial Busses) and evaluate thermal cooling trade-offs to ensure sub-system components meet rigorous hyperscale efficiency standards.
  • Accelerate Cross-Functional Productization: Partner across software engineering, operations, and manufacturing teams to integrate emerging storage technologies seamlessly into new and existing platform architectures.
  • Elevate Engineering Standards: Develop automated qualification frameworks and process improvements that elevate platform consistency, streamline test workflows, and mentor team members.

Benefits

  • flexible time off
  • wellness resources
  • company-sponsored team events
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service