FPGA Design Engineer Staff

Lockheed MartinAndover, MA
Onsite

About The Position

You will be the ASIC & FPGA Design Engineer for the Andover, MA Advanced Defense Systems team. Our group creates the programmable logic engines that power today’s and tomorrow’s defense platforms, delivering high reliability, multi function modules on accelerated schedules while meeting strict aerospace standards. As the ASIC & FPGA Design Engineer you will own the end to end development of complex FPGA solutions and act as a technical mentor for the team. You will work side by side with software, hardware, and systems engineers to turn system concepts into production ready hardware.

Requirements

  • Bachelor of Science or higher from an accredited college in Electrical Engineering or related discipline, or equivalent experience/combined education
  • HDL programming experience with VHDL, Verilog, and/or System Verilog.
  • Experience in Hardware-Software Integration and Validation.
  • Experience with Xilinx FPGAs and related toolsets such as Vivado.
  • Experience with FPGA simulation tools and languages such as Synopsys VCS and SystemVerilog.
  • Strong understanding of digital design principles, including timing analysis, clock domain crossing, and signal integrity.
  • Extensive experience with troubleshooting designs and resolving integration issues.
  • Excellent communication and presentation skills.
  • Candidate must be eligible to obtain a Secret Clearance and be able to obtain at least an Interim Secret Clearance before starting the position, therefore you must be a US Citizen.

Nice To Haves

  • Master of Science Degree in Electrical Engineering or closely related technical field.
  • Active DoD Secret or Top Secret Clearance
  • Significant relevant experience in the defense electronics industry, including FPGA development for RF systems.
  • Experience with version control systems, such as Git
  • Experience with multiple FPGA vendors, such as Altera or Microchip
  • Knowledge of software programming languages, such as C, C++, or Python
  • Experience with debugging and troubleshooting complex digital systems
  • Knowledge of UVM and experience with UVM-based verification methodologies
  • Experience with the MFC DAR process
  • Experience with Missile systems
  • Experience with Missile Safety
  • Extensive experience with troubleshooting designs and resolving integration issues in a production or manufacturing environment.
  • Expertise with datalink or T/R module architecture.
  • Expertise with technical documentation such as specifications, schematic drawings, and test data.
  • Experience with customer interface including technical presentations.
  • Ability to lead failure investigations on production and/or technical issues.
  • Ability work in a team collaborative environment especially with manufacturing and industrial engineers and/or operator on production support.

Responsibilities

  • Defining FPGA architecture, writing RTL (VHDL/Verilog/SystemVerilog), and producing complete design packages that satisfy performance, power, and thermal goals.
  • Performing synthesis, place and route, and timing closure using industry standard toolchains (e.g., Xilinx Vivado, Intel Quartus).
  • Building verification environments (UVM, SystemC, Python based testbenches) and generating test plans to achieve high coverage validation.
  • Supporting trade study analyses that select the optimal device based on logic utilization, power consumption, cost, and risk.
  • Collaborating through the Design Architecture development process to capture requirements and ensure cross disciplinary alignment.
  • Leading hardware in the loop testing, board level debugging, and integration with subsystem hardware.
  • Managing configuration control and version controlled repositories (GitLab or equivalent) to maintain full traceability of artifacts.
  • Preparing clear technical briefings, design reviews, and documentation for senior engineering, program management, and customers.
  • Acting independently to investigate and resolve complex programmable logic issues that arise during development or production.
  • Mentoring junior engineers, sharing best practices, and fostering an inclusive, high performance team culture.
  • Working with technical and manufacturing support personnel to ensure smooth product ramp up and sustained production.

Benefits

  • Medical
  • Dental
  • Vision
  • Life Insurance
  • Short-Term Disability
  • Long-Term Disability
  • 401(k) match
  • Flexible Spending Accounts
  • EAP
  • Education Assistance
  • Parental Leave
  • Paid time off
  • Holidays
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service