Engineer II - Design

Microchip•San Jose, CA

About The Position

Microchip Technology Inc. is hiring an Engineer II—Design to join its Design Engineering team. The role focuses on compute-in-memory neural network modeling and algorithm implementation for analog compute-in-memory (ACIM) systems. The engineer will support architecture development, RTL and circuit design, integration, verification, performance, power, area, documentation, and the product lifecycle. The role involves independently executing defined assignments, partnering with technical and business stakeholders, delivering reliable, high-quality engineering outcomes, and driving continuous improvement.

Requirements

  • Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, Physics, or a related field.
  • 2.5–5 years of experience or research in neural network modeling for compute-in-memory or neuromorphic computing.
  • Knowledge of neural network architectures such as MLPs, GRUs, CNNs, and sLLMs.
  • Experience with neural network modeling for compute-in-memory systems.
  • Strong written and verbal communication skills.
  • Demonstrated reliability, accountability, and sustained contributions in prior roles.
  • Ability to work effectively in teams and collaborate cross-functionally.
  • Integrity and accuracy when representing qualifications, experience, and credentials.

Nice To Haves

  • PhD in Electrical Engineering, Computer Science, or a related field.
  • Experience with RISC-V architecture.
  • Knowledge of nonvolatile memory technologies.
  • Knowledge of VLSI design flows.
  • Knowledge of computer architecture.
  • Experience with validation, debugging, and testing.
  • Experience with CAD and design tools such as HSPICE/HSIM, Verilog, and Cadence Design Entry.
  • Knowledge of programming and scripting languages such as Python, Tcl, C++, or SystemC.
  • Knowledge of semiconductor device physics.

Responsibilities

  • Develop neural network models for architectures such as CNNs, transformers, LLMs, and RNNs for ACIM systems.
  • Model variation and mismatch across ACIM components.
  • Model the power, performance, and area of ACIM solutions.
  • Implement ACIM algorithms.
  • Contribute to ACIM hardware architecture development.
  • Coordinate with engineers across design, technology, process, and test teams to advance ACIM technology.
  • Translate product specifications, neural network performance targets, and schedule needs into design requirements and plans.
  • Analyze specifications, simulations, timing, power, area, integration, risks, dependencies, and technical trade-offs for ACIM solutions.

Benefits

  • Competitive base pay, restricted stock units, and quarterly bonus payments.
  • Health benefits beginning on day one.
  • Retirement savings plans.
  • Employee stock purchase plan (ESPP) with a two-year look-back feature.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service