Electronics Design and Analysis Engineer 3

The Structures Company•El Segundo, CA
•Onsite

About The Position

Inherits FPGA top-level design and creates new functional blocks and interfaces. Integrates third-party and in-house IP cores into FPGA design. Updates constraint files and performs synthesis, simulation, and Place & Route processes to ensure timing closure and design integrity. Programs FPGA devices primarily from Xilinx Versal, Ultrascale, and Ultrascale+ families. Troubleshoots static timing violations and creates complex designs coded in HDL. Collaborates with system engineering team to support hardware and software system integration and testing. Analyzes customer and system requirements to develop architectural approaches and detailed specifications for electronic products. Develops high-level and detailed designs consistent with requirements and specifications. Validates designs through review, testing, and analysis. Identifies, tracks, and statuses technical performance measures to ensure compliance with requirements.

Requirements

  • Active Secret Security Clearance required to start.
  • Must be a U.S. Person (as defined by ITAR).
  • Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, computer science, mathematics, physics or chemistry (e.g. Bachelor) and typically 5 or more years' related work experience or an equivalent combination of technical education and experience (e.g. PhD, Master 3 years' related work experience).
  • 2+ years of FPGA design experience.
  • Strong Xilinx/AMD Vivado experience.
  • Verilog/SystemVerilog proficiency.
  • Advanced FPGA implementation skills (synthesis, timing closure, constraints).
  • Experience troubleshooting static timing violations.
  • Experience creating complex designs coded in HDL (not simply instantiating IP blocks).
  • Experience integrating third-party and in-house IP cores.
  • Experience updating constraint files and performing synthesis, simulation, and Place & Route processes.

Nice To Haves

  • 5+ years of FPGA and/or ASIC design experience, and experience with Versal family devices.

Responsibilities

  • Inherits FPGA top-level design and creates new functional blocks and interfaces.
  • Integrates third-party and in-house IP cores into FPGA design.
  • Updates constraint files and performs synthesis, simulation, and Place & Route processes to ensure timing closure and design integrity.
  • Programs FPGA devices primarily from Xilinx Versal, Ultrascale, and Ultrascale+ families.
  • Troubleshoots static timing violations and creates complex designs coded in HDL.
  • Collaborates with system engineering team to support hardware and software system integration and testing.
  • Analyzes customer and system requirements to develop architectural approaches and detailed specifications for electronic products.
  • Develops high-level and detailed designs consistent with requirements and specifications.
  • Validates designs through review, testing, and analysis.
  • Identifies, tracks, and statuses technical performance measures to ensure compliance with requirements.

Benefits

  • Medical
  • dental
  • vision (Cigna)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service