Copy of Director, Package Design Engineering

Renesas ElectronicsPhoenix, AZ
Onsite

About The Position

Renesas is a leading global semiconductor company focused on developing solutions for automotive, industrial, infrastructure, and IoT markets. The company aims to create a safer, healthier, greener, and smarter world by making every endpoint intelligent. Renesas employs approximately 21,000 people worldwide and operates under a culture of being Transparent, Agile, Global, Innovative, and Entrepreneurial. They are committed to diversity and inclusion and building a sustainable future through technology. This role is crucial for advancing package technology development and R&D, managing global OSAT relationships, defining technology roadmaps, and driving customer adoption programs, with a specific focus on power packaging needs for AI/Datacenter Infrastructure, including Smart Power Stages, Vertical Power Stages, Power Modules, and Discrete FET packages. The position also involves work with Wide Bandgap materials (SiC & GaN), DBC, AMB substrates, and advanced interconnect technologies.

Requirements

  • Doctorate/Masters / Bachelor’s Degree in Physics, Chemistry, Mechanical, Electrical or Materials Engineering.
  • 15 to 20 years of relevant experience in package development emphasizing power SiP/module, wafer level & flip-chip packaging
  • Strong understanding of power SiP/modules, wafer level/flip-chip packaging methods, assembly process knowledge, qualification methods, SPC and statistical analysis software
  • Strong interpersonal and communication skills.
  • Strong analytical and presentation skills.

Nice To Haves

  • Knowledge of wafer level, flip-chip, multi-chip module and power devices will be a plus.
  • Knowledge of wire-bonding & multi-chip module technologies a plus.

Responsibilities

  • Package Technology Development/NPI, R&D, Global OSAT management for new Package Development/Product qualification, Technology Roadmap definition, R&D budget management & customer adoption programs.
  • Focus on design and development of package and interconnect methods for Renesas’s AI/Datacenter Infrastructure Power packaging needs especially Smart Power Stages, Vertical Power Stages, Power Modules & Discrete FET packages. Scope also involves WBG (Ie. SiC & GaN) development along with DBC, AMB substrates and advanced interconnect technologies.
  • Benchmark, select and qualify suitable materials, processes and assembly subcontractors (OSAT) or contract manufacturers (CM).
  • Work with OSAT/CM to develop, run DOE to optimize processes and establish process spec.
  • Work with Product groups and Reliability team, qualify new packages and processes within required time frame.
  • Resolve all process integration issues by ensuring all window checks are done on critical process steps.
  • Establish production controls and monitors to ensure there is no room for quality incidents.
  • Ensure smooth transition into production & implement ramp up monitor.
  • Work with OSAT/CM to monitor and resolve process issues early in the production phase to ensure only parts with superior quality shipped to customer.
  • Develop and maintain technical expertise on advances and innovations in power SiP/modules, wafer level packaging & flip chip interconnects.
  • Participate in packaging roadmap development & focus on execution.
  • Address internal and external customer complaints working with peers of Marketing, Product groups, Quality and Operations organization to satisfy growth in businesses.
  • Establish & maintain package design rules.

Benefits

  • competitive benefits package
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service