Digital Verification
About The Position
Perform professional verification engineering duties in furtherance of architecture and RTL design. Responsible for development of models or verification environment required specifically for Digital functional verification, and MRAM IP memory controller verification. Plan and implement design verification strategy for an IP, sub-system or IC level in order to guarantee no functional fault exist, according to Specifications (test cases) defined by product architects. Build verification plans from scratch, build and debug test cases to validate memory controller features, waveform debugging, writing assertions and functional coverage bins, analysis of functional coverage, toggle coverage and code coverage holds and provide additional testcases to fill those holds, creation and maintenance of UVM testbench components, support legacy projects and testbenches built in other language. Review memory controller specifications as the project goes, creation and maintenance of project scripts, guarantee final memory IP hardware is delivered to the SoC team.
Requirements
- Bachelor’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, foreign equivalent or related field.
- Five (5) years of progressive post-baccalaureate experience in the job offered, Solutions Architect, Project Engineer, Application Engineer or similar occupations.
- Five (5) years of experience in System Verilog and C/C++ languages.
- Five (5) years of experience in ARM and DSP architectures.
- Five (5) years of experience in Cache and flash memory controllers.
- Five (5) years of experience in SOC level verification of ARM-based microcontrollers.
- Five (5) years of experience in Cadence.
- Five (5) years of experience in Gate-level simulations.
- Five (5) years of experience in IP Level verification.
Responsibilities
- Perform professional verification engineering duties in furtherance of architecture and RTL design.
- Develop models or verification environments for Digital functional verification and MRAM IP memory controller verification.
- Plan and implement design verification strategy for an IP, sub-system or IC level to guarantee no functional faults exist, according to specifications.
- Build verification plans from scratch.
- Build and debug test cases to validate memory controller features.
- Perform waveform debugging.
- Write assertions and functional coverage bins.
- Analyze functional coverage, toggle coverage, and code coverage holds and provide additional testcases to fill those holds.
- Create and maintain UVM testbench components.
- Support legacy projects and testbenches built in other languages.
- Review memory controller specifications.
- Create and maintain project scripts.
- Guarantee final memory IP hardware is delivered to the SoC team.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Senior
