Design Verification Engineer Intern - Fall 2026

Marvell TechnologyOttawa, ON
CA$32 - CA$43Onsite

About The Position

Marvell's Custom Compute Solutions business unit (CCSBU) develops cutting-edge semiconductor solutions in the most advanced technologies. Our focus is on solving the most difficult design problems in the areas of AI, data movement, memory/storage, switch, networking, security, and other infrastructure applications. You will be working alongside experienced engineers and interacting with architects, design, verification, and physical design engineers towards common team milestones. If you are highly inquisitive, self-driven, passionate, a quick learner, and willing to push the boundaries of current technology, consider applying for this opportunity to join our world-class team. Marvell is committed to creating and fostering an inclusive, diverse, and engaging workplace where people feel fulfilled, inspired, and motivated to learn and grow both personally and professionally. As a Design Verification Engineer at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major telecom organization or automotive company, etc.

Requirements

  • Must be currently enrolled in a university program working towards a BS/MS degree in Computer Engineering, Electrical Engineering, or equivalent degree
  • Able to work collaboratively and independently, with initiative to pursue new and creative solutions
  • Must have excellent written and verbal communication skills
  • Analysis and problem-solving skills

Nice To Haves

  • Knowledge of Verilog/System Verilog or other Hardware Description Languages is an asset
  • Some exposure to digital logic and computer architecture
  • Some exposure to Ethernet and cryptographic technologies is an asset
  • Knowledge of semiconductor ASIC design/verification methodologies and flows is an asset

Responsibilities

  • Verify and validate block requirements for area, power, performance and latency
  • Assist with verification of different subsystems and full chip verification groups
  • Work with design engineers to fix design bugs and physical design engineers to fix timing issues
  • Write clear and concise documentation the approach to verify design
  • Collaborate with cross-functional team consisting of architects, designers, verification, and software engineers

Benefits

  • Competitive compensation
  • Great benefits
  • Workstyle within an environment of shared collaboration, transparency, and inclusivity
  • Tools and resources they need to succeed in doing work that matters, and to grow and develop with us
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service