Design Verification Architect

TYLsemiSan Jose, CA
$150,000 - $300,000

About The Position

We are seeking a highly experienced Design Verification Architect to lead the definition and execution of scalable, reusable, and high-quality verification strategies for next-generation SoCs targeting AI, HPC, and Networking applications. This role requires deep expertise in verifying large and complex SoCs and a passion for building next-gen verification platforms, leveraging automation, portability, and AI-driven methodologies.

Requirements

  • Bachelor’s/Master’s degree in Electrical Engineering, Computer Engineering, or related field
  • 12+ years of experience in Design Verification, with significant exposure to large SoC verification
  • Proven experience in defining and deploying verification architectures for complex chips
  • Strong expertise in: SystemVerilog and UVM
  • Strong expertise in: Coverage-driven verification (functional + code coverage)
  • Strong expertise in: Assertion-based verification (SVA)
  • Hands-on experience with Portable Stimulus (PSS) and cross-level stimulus reuse
  • Deep understanding of SoC architectures in AI, HPC, or Networking domains
  • Experience with multi-IP integration challenges, coherency, high-speed interfaces, and large-scale data movement
  • Strong debugging skills and ability to handle complex system-level issues

Nice To Haves

  • Experience with AI/ML applications in verification workflows
  • Exposure to emulation, prototyping, or hybrid verification platforms
  • Familiarity with performance verification and power-aware verification
  • Knowledge of industry-standard protocols (e.g., PCIe, DDR, Ethernet, CXL, UCIe)
  • Experience building verification frameworks reused across multiple tape-outs

Responsibilities

  • Define and drive the overall verification architecture for large-scale SoCs, ensuring scalability from IP → subsystem → full SoC level
  • Architect and develop reusable, modular, and portable verification platforms that can be leveraged across multiple chip programs
  • Establish methodologies for seamless reuse and portability, including Portable Stimulus (PSS)-based verification flows
  • Lead the development of high-performance, coverage-driven testbenches using industry-standard methodologies (e.g., UVM)
  • Drive multi-level verification strategies, enabling efficient scaling across: Block-level, Multi-block/subsystem level, Full-chip SoC level
  • Define and enforce verification quality metrics, coverage closure strategies, and sign-off criteria
  • Champion a “fail-fast” philosophy to detect issues early and improve overall design quality
  • Drive initiatives toward first-pass silicon success, minimizing escapes and post-silicon debug effort
  • Leverage AI/ML techniques and AI agents to: Automate testbench generation, Improve stimulus generation and coverage closure, Enhance regression efficiency and debug productivity, Enable intelligent verification QA and anomaly detection
  • Collaborate closely with design, architecture, physical design, and software teams to ensure alignment and early issue detection
  • Mentor and guide DV teams on best practices, methodology adoption, and architectural decisions
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service