Ocotillo Technology Fabrication Defect Metrology Layer Owner – Win It Inline

Intel CorporationChandler, AZ
$89,010 - $170,630Onsite

About The Position

Intel is looking for highly motivated individuals with strong technical background and capabilities to sustain, ramp, and transfer all technology nodes in Arizona. They will drive rapid continuous improvements in safety, quality, yield, reliability, cost, process stability/capability, and productivity while maintaining rigorous quality control. Intel Foundry is increasing its investment in defect metrology technology, implementing a new Win It Inline initiative using advanced real-time monitoring to improve yield learning cycles. Investing in inline metrology will give engineers more data throughout the manufacturing process, as opposed to waiting for end of the line data - a fundamental shift in how we leverage data to build chips. The Defect Metrology Layer Owner role is to deliver high-quality analytical insights that influences / directs the factory resources to minimize defects for a segment of the manufacturing line by working with the process engineers for that segment to improve the capability of the tools and process.

Requirements

  • Bachelor's Degree in Electrical Engineering, Microelectronics Engineering, Material Science Engineering, Chemical Engineering, Mechanical Engineering, Optical Engineering, Statistics/Data Science, Chemistry, Physics, or related field of study
  • 2+ years relevant experience in Semiconductor fabrication and processing techniques (Lithography, Etch, CMP, Thin Films, Plating, etc.) OR Master’s degree in related field
  • Experience with Statistical Process Control (SPC), Design of experiments (DOE) principles, and Statistical data analysis

Nice To Haves

  • Active US Government TS Security Clearance with SCI access OR the ability to obtain and maintain a US Government TS Security Clearance with SCI access (requires US Citizenship)
  • Statistical Data Analysis and Programing Experience in JMP/JSL, Python, R and SQL.
  • 3+ years of New Technology startup experience.
  • 3+ years of relevant experience in Process/Yield Engineering.
  • Demonstrate strong technical and troubleshooting skills.
  • Experience in manufacturing environment.
  • Experience in metrology.
  • Demonstrate exceptional customer orientation.
  • Demonstrate the ability to work across organizational boundaries including process engineering, integration and yield.
  • Performs exceptionally well with a strong tolerance for ambiguity and change.
  • Experience working in a semiconductor foundry and/or OSAT environment, with an understanding of wafer fabrication, assembly, test, and manufacturing operations.

Responsibilities

  • Performing detailed data analysis using various statistical/data mining tools to identify the root cause of defect issues.
  • Identifying exclusionary or baseline sources of defects and recommending/leading corrective actions/fixes.
  • Lead/participate continuous improvement projects on products and processes for improved defect performance.
  • Provide expertise on process flow segments and control all aspects of defect analysis related to these areas.
  • Lead/participate in multi-area problem solving teams to provide defect reduction expertise to troubleshoot complex yield problems.

Benefits

  • competitive pay
  • stock bonuses
  • health
  • retirement
  • vacation
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service