ASIC Engineer
About The Position
We are looking to hire an experienced ASIC Engineer to help us design, test and deploy advanced hardware designs. As part of our Ultra Low Latency team, you’ll have the opportunity to collaborate with people in areas across the firm, including trading, networking and research infrastructure. We are looking for someone who can contribute to all of our projects and be happy to work on both FPGA-based and ASIC-based technologies. We’re big believers in the ability of tools to improve the productivity, reliability and day-to-day joy of hardware engineering. That’s why we created Hardcaml, a hardware development toolchain embedded in OCaml. We don’t expect you to know OCaml (we’ll teach you here), but we are looking for hardware engineers who are excited about the advantages that better tools can bring, and are willing to try new things as a result.
Requirements
- 4+ years practical experience in RTL design and verification.
- Experienced in ASIC design using either Synops" or Cadence flows.
- Experience in at least one of the following: Front-end RTL design and synthesis, Back-end physical design, Verification (including formal).
- Interested in using software engineering techniques to improve the hardware design process.
- Experience programming in some high-level languages (Python, C++, Java, Haskell, etc.).
Nice To Haves
- Knowledge of OCaml (will be taught on the job).
Responsibilities
- Design, test and deploy advanced hardware designs.
- Contribute to all projects within the Ultra Low Latency team.
- Work on both FPGA-based and ASIC-based technologies.
- Utilize software engineering techniques to improve the hardware design process.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Senior
Education Level
No Education Listed
