ASIC Design Verification Engineer

Advanced Micro Devices, IncMarkham, ON
Hybrid

About The Position

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture. We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career. The focus of this role is to plan, build, and execute the verification of new and existing features for AMD’s wired networking IP, resulting in no bugs in the final design.

Requirements

  • Proficient in IP level ASIC verification
  • Proficient in debugging RTL code using simulation tools
  • Expert in the UVM concepts and SystemVerilog language
  • Proficient in using UVM testbenches and working in Linux and Windows environments
  • Experienced in developing UVM based verification frameworks and testbenches, processes and flows
  • Comfortable automating workflows in a distributed compute environment.
  • Bachelors or Masters degree in Computer Engineering/Electrical Engineering or Computer Science

Nice To Haves

  • Exposure to simulation profile, efficiency improvement, acceleration, formal verification
  • Scripting language experience: Perl, Python, Makefile, shell preferred.
  • Exposure to leadership or mentorship is an asset
  • Prior exposure to networking protocols such as Ethernet, UAL, LLR, CBFC is desired
  • Experienced in using AI tools

Responsibilities

  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Build test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Estimate the time required to write the new feature tests and any required changes to the test environment
  • Build the directed and random verification tests
  • Debug test failures to determine the root cause; work with RTL and firmware engineers to resolve design defects and correct any test issues
  • Review functional and code coverage metrics – modify or add tests or constrain random tests to meet the coverage requirements

Benefits

  • AMD benefits at a glance.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service