Wafer Architect

Volantis Semiconductor, Inc.•Boston, MA

About The Position

We are seeking an architect to take ownership of the logical architecture for the A-0 and A-1 wafer products. In this role, you will collaborate with the XPU/Compute chip architect and the memory architect to finalize the wafer-level architecture.

Requirements

  • Deep understanding and hands-on experience in the design process of AI chips, such as GPUs, TPUs, XPUs, custom ASICs, etc.
  • Understanding of memory sub-systems and interactions in multi-die systems.
  • Understanding of LLM inference workloads, especially at a software level and its implications for hardware (system, package, network, die-level) systems.

Nice To Haves

  • Experience with multi-die designs.
  • Experience with MCM and chiplet based architectures and architectural partitioning across them.
  • Experience in partitioning workloads across multiple chips and chip packages.

Responsibilities

  • Own the logical architecture for the A-0 and A-1 wafer products.
  • Work with the XPU/Compute chip architect and the memory architect to synthesize the final wafer-level architecture.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service