Technical Staff Engineer - Analog Design (SRAM Design)
About The Position
Microchip Technology Inc. is a leading provider of embedded control applications. Our product portfolio comprises general purpose and specialized 8-bit, 16-bit, and 32-bit microcontrollers, 32-bit microprocessors, field-programmable gate array (FPGA) products, a broad spectrum of high-performance linear, mixed-signal, power management, thermal management, radio frequency (RF), timing, safety, security, wired connectivity and wireless connectivity devices, as well as serial Electrically Erasable Programmable Read Only Memory (EEPROM), Serial Flash memories, Parallel Flash memories, and serial Static Random Access Memory (SRAM). We also license Flash-IP solutions that are incorporated in a broad range of products. Microchip Technology Inc. has a Technical Staff Engineer – Analog Design (SRAM Design) opening based in San Jose, California. The successful candidate will be responsible for the design of complex, multiport SRAM blocks with many programmable features and modes for use in advanced and low power FPGA devices. In this role, you will be working within a team of other circuit design engineers and collaborating with architecture, ASIC, firmware, verification, and test teams to help deliver industry-leading FPGA products.
Requirements
- Bachelor's degree in Computer Engineering, Electrical Engineering, or Computer Science
- 12+ years of experience in custom SRAM design and/or memory circuit design
- High degree of SPICE simulation proficiency
- Adept at leveraging full custom design EDA tool set
- Demonstrated competency in scripting, managing simulation queues, data capture and analysis
- Proficient in simulating and analyzing yield impact, reliability, and power
- Ability to support layout, verification, timing characterization, and software model developers
- Ability to develop and test Verilog simulation model and compare back to SPICE based model
- Excellent analytical, communication (written and verbal), and documentation skills
- Self-motivated and proactive team player
- Attention to detail and ability to drive tasks to completion independently in timely manner
Nice To Haves
- Master's degree in Computer Engineering, Electrical Engineering, or Computer Science
- Experience in analog and full custom design
- Experience in FPGA or ASIC development
- Experience in functional verification and timing characterization
- Experience in low power design including dual rail, array biasing, dynamic low power mode switching (sleep, power gating, column array muxing)
- Experience in OCV timing and yield variation analyses using Solido and Monte Carlo
Responsibilities
- Define, estimate, develop, and optimize full custom high speed SRAM block for speed, low power, area, and feature set
- Estimate speed and power for various memory configurations and memory cell types
- Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with lowest power
- Analyze projected SRAM yield per device versus redundancy requirements
- Run experiments using memory compilers from EDA vendors for embedded memories to evaluate PPA trade-offs of device mix
- Creation and verification of circuit schematics and functional Verilog models
- Simulate and evaluate SRAM cell for cell stability, write and read margin, minimum cell operating and state retention supply level, and noise margin
- Simulate and analyze critical paths and all features and functions
- Optimize memory array and non-array logic transistor sizes and Vt selection for lowest possible dynamic and standby power
- Develop and optimize sense amps for reliable operation, high speed, low power, and sufficient noise margin
- Design testability circuitry and define SRAM test requirements
- Write technical specifications and participate in formal reviews of other block specifications
- Contribute to datasheet development through block characterization
- Engage in design and verification of other circuit blocks outside of SRAM
- Support verification and timing characterization teams
- Drive and participate in silicon validation of SRAM blocks for functionality and performance
Benefits
- health benefits that begin day one
- retirement savings plans
- industry leading ESPP program with a 2 year look back feature
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Senior
