Technical Program Manager- Silicon Physical Design

MatXMountain View, CA
$120,000 - $600,000Hybrid

About The Position

MatX is seeking a Technical Program Manager to join our silicon team as we create best-in-class silicon for high-performance and sustainable GenAI. Successful candidates for this role will be responsible for delivering performant and functionally accurate silicon for MatX products across compute, memory management. High-speed connectivity and other key technologies. You will own the cross-functional execution framework for advanced SOC programs from early planning through tapeout. You will drive milestones, dependencies, execution reviews, decision-making forums, risk management, and tapeout readiness across multiple engineering teams.

Requirements

  • 10+ years of technical program management, silicon engineering program management or leading SoC programs through multiple phases of the silicon lifecycle.
  • Experience driving complex cross-functional programs with multiple engineering teams, technical dependencies, external vendors, and aggressive schedules.
  • Experience with program planning, dependency management, milestone tracking, and technical risk management.
  • Experience managing pre-silicon Application Specific Integrated Circuit development flows, including architecture planning, RTL design, functional verification, synthesis, DFT, physical design, timing closure, signoff, and tapeout.
  • Experience with pre-silicon validation platforms such as simulation, emulation, Field-Programmable Gate Array prototyping, or hardware/software co-validation.
  • Strong technical judgment with the ability to manage trade-offs across performance, power, area, cost, schedule, quality, and risk.
  • Technical fluency in SoC or chiplet design flows - enough to understand RTL milestones, DV sign-off, PD handoffs, and silicon bring-up phases without needing translation
  • Ability to drive schedules, dependency management, issue tracking, risk management, milestone governance, and executive-level communication.
  • Experience coordinating design reviews and driving closure across cross-functional engineering teams.
  • Strong written and verbal communication skills, including the ability to summarize technical risks, tradeoffs, decisions, and schedule impact.
  • Proficiency with program-management and engineering collaboration tools such as Jira, GitHub, Confluence, Smartsheet, MS Project, Google Workspace, or equivalent.
  • All candidates must be authorized to work in the United States and work from our offices in Mountain View Tuesdays-Thursdays.
  • This position requires access to information that is subject to U.S. export controls. This offer of employment is contingent upon the applicants capacity to perform job functions in compliance with U.S. export control laws without obtaining a license from U.S. export control authorities.

Nice To Haves

  • Experience with AI infrastructure, datacenter racks, networking systems, storage systems, or high-power server platforms.
  • Experience coordinating programs involving high-speed interconnects, liquid-cooled systems, telemetry, diagnostics, or rack-scale validation.
  • Prior hands-on engineering experience in BE PD.

Responsibilities

  • Develop playbooks and best practices for program management across the PD organization for cross-functional deliveries.
  • Lead end-to-end execution of SoC development programs from concept through production
  • Drive issue resolution during pre-silicon execution, tapeout, bring-up, debug, qualification, and yield learning ensuring physical design readiness.
  • Support silicon planning across performance, power, area, cost, reliability, and manufacturability tradeoffs.
  • Build and maintain program trackers, risk registers, and executive dashboards covering each engagement
  • Track technical dependencies, schedule risks, owners, closure dates, critical path, program milestones, tapeout readiness, and silicon bring-up deliverables. schedule risks, owners, closure dates, and escalation paths.
  • Drive gate reviews and weekly program syncs physical design, and validation teams
  • Manage technical risks related to schedule, design maturity, Intellectual Property readiness, verification closure, physical signoff, package/test readiness, and supply chain.
  • Prepare executive-level updates covering milestone health, top risks, decisions needed, critical path, and resource gaps.

Benefits

  • A cash/equity mix that fits your needs and option to do early exercise
  • Company subsidized Health, Dental, Vision, and Life insurance
  • Pre-tax Health Savings Accounts with generous company contribution
  • 4 weeks paid time off (accrued)
  • 12 company holidays
  • 3 weeks remote/flexible work per year
  • Up to 12 weeks of paid parental leave, regardless of your path to parenthood
  • $1,500 yearly towards your professional development e.g. conferences, courses, and other learning opportunities
  • Team Lunches, quarterly off-sites, and regular town halls
  • 401K and/or Roth IRA, with 5% company contribution
  • Pre-tax spend accounts for medical, dental/vision, dependent care, parking, and transit expenses
  • On Us For those commuting up to 1 hour, put your rideshare cost on our company card and reclaim the drive-time to get work done!
  • $50 per month to use on the perks you care about most
  • We work remotely Monday & Friday, supported by home-tech setup, and remote wifi expense reimbursement
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service