Staff Product Engineer (Integrated Voltage Regulators)

NAVITAS SEMICONDUCTOR USA, INC.•Torrance, CA
•$145,000 - $185,000•Onsite

About The Position

Navitas Semiconductor is seeking a Staff Product Engineer to join its Integrated Voltage Regulator (IVR) Business Unit. The role owns device characterization and datasheet development from first silicon through production release. It translates product requirements into defensible electrical specifications, builds automated characterization benches, establishes repeatable measurement and data-quality practices, and partners with test engineering to transfer verified limits into wafer sort and final test. The engineer will also help establish the IVR characterization laboratory and the methods used to measure, document, qualify, and release current and future products. The position works cross-functionally with design, test engineering, technical marketing, packaging, operations, quality, reliability, foundry, OSAT, and test-house partners. It provides characterization evidence for qualification, reliability, new-product introduction, yield improvement, and product or process change assessments, and leads root-cause investigations when needed. The role is based in Torrance, California, and requires occasional travel to manufacturing and test partners.

Requirements

  • Bachelor of Science in Electrical Engineering or a related field, or equivalent practical experience.
  • At least 5 years of experience in semiconductor product engineering, characterization, or validation of power-management ICs, DC-DC converters, or power modules.
  • Demonstrated understanding of switching regulators, converter control and stability, and analog and mixed-signal circuit behavior.
  • Hands-on experience with low-voltage, high-current characterization using oscilloscopes, probes, precision meters, programmable power supplies, electronic loads, and temperature-forcing systems.
  • Proficiency in Python for instrument automation and data analysis, with use of version control such as Git.
  • Experience applying statistical analysis to characterization data, including distributions, process capability, and guardbanding, using JMP or equivalent.
  • Authorship of, or substantial contribution to, a released datasheet or equivalent electrical specification.
  • Working knowledge of ATE, wafer sort, final test, production-test limits, and bench-to-ATE correlation.
  • Clear written and verbal communication and ability to present data, risks, and recommendations to design, marketing, and leadership.
  • Willingness to travel occasionally to manufacturing and test partners.
  • Ability to make accurate low-voltage, high-current measurements using Kelvin sensing, appropriate probing, calibration, uncertainty analysis, and repeatability controls.
  • Ability to develop automated characterization systems and analyze large data sets.
  • Strong cross-functional problem-solving skills and disciplined documentation, traceability, and ownership from first silicon through production release.

Nice To Haves

  • Master’s or Ph.D. in Electrical Engineering with emphasis in power electronics, analog circuits, or semiconductor devices.
  • Experience with integrated voltage regulators, multiphase buck regulators, power stages, or low-voltage, high-current power delivery for processors and accelerators.
  • Experience characterizing magnetics or capacitors, including integrated or on-package passive components.
  • Experience with PDN and power-integrity tools such as Ansys Q3D, SIwave, Cadence Sigrity, or Keysight ADS, and thermal tools such as Ansys Icepak, COMSOL, Simcenter Flotherm, or Cadence Celsius.
  • Circuit-simulation experience using SIMPLIS, SIMetrix, LTspice, PLECS, or equivalent, including correlation of simulation with measurement.
  • Experience with PMBus, I2C/SMBus, or I3C, including register configuration, telemetry, fault reporting, trim, and non-volatile memory programming.
  • Experience developing or debugging ATE programs, load boards, probe cards, sockets, handlers, and known-good-die test solutions.
  • Knowledge of semiconductor qualification, JEDEC reliability testing, failure analysis, and collaboration with foundry, OSAT, and test-house partners.
  • Working knowledge of power integrity and system-level applications sufficient to provide backup support for applications-engineering activities.
  • The role may be at Senior Staff level based on depth and scope of experience.

Responsibilities

  • Define and execute device-characterization plans across input voltage, output voltage, load, temperature, and process corners, documenting coverage, sample sizes, pass/fail criteria, and specification traceability.
  • Measure efficiency, regulation, ripple and noise, load-transient response, startup and shutdown, sequencing, protection and fault behavior, telemetry accuracy, and device-level current sharing.
  • Characterize integrated inductors across current, frequency, and temperature, and integrated capacitors across bias and temperature.
  • Characterize thermal performance, including thermal-resistance metrics, derating, and safe operating area for placement beneath or within processor packages.
  • Specify, build, automate, and maintain low-voltage, high-current characterization benches supporting fast-slew load steps, Kelvin sensing, loop-gain and output-impedance measurement, and temperature forcing.
  • Develop characterization boards and fixtures and contribute to the shared test-automation framework and characterization database.
  • Establish calibration, measurement-uncertainty, and data-quality practices for repeatable results across benches and engineers.
  • Own the product datasheet end to end, including electrical specification tables, test conditions, typical performance curves, pin and functional descriptions, timing diagrams, revision control, and release.
  • Work with design, technical marketing, and test engineering to establish defensible limits, distinguish typical from guaranteed values, and document whether specifications are verified by bench characterization, ATE, or design analysis.
  • Partner with test engineering on ATE coverage, production limits, guardbands, bench-to-ATE correlation at wafer sort and final test, and known-good-die strategy for IVRs embedded in substrates or boards.
  • Define production trim, calibration, and configuration flows, including telemetry calibration and non-volatile memory programming.
  • Provide characterization data for qualification and reliability activities, new-product introduction, yield improvement, and product or process change assessments.
  • Lead root-cause investigations with design, packaging, operations, quality, and reliability teams, including customer returns and failure analysis.

Benefits

  • Comprehensive health, dental, and vision coverage.
  • Unlimited PTO.
  • Competitive compensation package including base salary, bonus, and equity awards.
  • Access to leadership, cross-functional collaboration, and resources to innovate and execute.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service