Staff/Principal Engineer. ASIC Design Verification (DDR expert)

MicronSan Jose, CA
$168,000 - $336,000Onsite

About The Position

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. This is a position for Staff technical member of Micron’s ASIC Verification and Emulation group. The candidate will have a key role in developing and owning DDR interface for complex SoC components, while ensuring on time, one time best-in-class quality. We build the foundational technologies that power advanced memory and computing systems. Our team works at the intersection of hardware, firmware, and system design to deliver reliable, high‑performance solutions at scale. We value deep technical skill, ownership, and collaboration—and we’re excited about what we’re building together! This role is central to delivering robust DDR interfaces for complex SoCs. You’ll take end‑to‑end ownership of DDR verification, working closely with architecture, design, and firmware teams. If you enjoy solving hard system‑level problems and seeing your work through silicon and into production, this role offers real impact.

Requirements

  • Bachelor’s degree in an engineering field or equivalent practical experience
  • 8–10 years of hands‑on DDR verification experience
  • Strong experience with DDR5, DDR6, or LPDDR6 SoC verification experience using C/C++ test development

Nice To Haves

  • Master’s degree in an engineering field
  • Experience building comprehensive DDR test plans
  • Expertise in advanced verification methodologies at module, sub‑system, and SoC levels
  • Experience with PCIe, NVMe, NAND, DDR, or CPU sub‑systems
  • Experience using emulation platforms for ASIC verification acceleration
  • Experience applying Gen‑AI tools to improve verification efficiency
  • Strong communication skills and a collaborative working style

Responsibilities

  • Own DDR interface verification from concept through post‑silicon bring‑up and production support
  • Define DDR test requirements with architecture, firmware, and design teams
  • Create sub‑system and SoC‑level verification test plans
  • Develop and debug SoC verification firmware and tests in C
  • Support verification across RTL, netlist simulation, and emulation platforms

Benefits

  • bonuses
  • equity
  • medical plans
  • dental plans
  • vision plans
  • benefit programs that help protect your income if you are unable to work due to illness or injury
  • paid family leave
  • robust paid time-off program
  • paid holidays
© 2024 Teal Labs, Inc
Privacy PolicyTerms of Service