Staff DFT Engineer

Marvell Technology•Santa Clara, CA

2d•$113,920 - $170,600

About The Position

As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system’s interconnect bandwidth, memory bandwidth, and memory capacity. We are seeking a Staff DFT Engineer with 5+ years of hands-on implementation experience across MBIST, BISR, Boundary Scan, and IJTAG. This is a highly execution-driven role requiring end-to-end ownership of DFT insertion, verification, DRC closure, and test coverage closure from RTL/netlist through post-silicon debug. In this role, you will partner closely with RTL, Physical Design, and ATE teams to deliver clean DFT signoff and robust test coverage for complex SoC designs.

Requirements

Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 3-5 years of related professional experience OR Master’s degree and/or PhD in Computer Science, Electrical Engineering or related fields with 2-3 years of experience.
5+ years of hands-on DFT implementation experience
Strong proficiency with Siemens Tessent, including: MBIST / BISR insertion and verification, Boundary Scan (IEEE 1149.x), IJTAG (IEEE 1687), ATPG pattern generation and coverage analysis
Proven ability to resolve DFT DRCs, connectivity issues, and testability problems
Strong TCL scripting skills for DFT automation and flow execution
Experience developing and validating scan and test-mode timing constraints
End-to-end DFT lifecycle experience, from RTL/netlist through silicon debug
Strong debugging skills, attention to detail, and sense of ownership
Excellent verbal and written communication skills

Nice To Haves

Experience driving MBIST coverage improvement and repair efficiency optimization
Post-silicon experience, including: Pattern bring-up and debug, Tester pattern conversion, Silicon characterization
Exposure to mixed-signal or SERDES DFT, such as IOBIST or loopback testing

Responsibilities

Perform hands-on DFT implementation, including: MBIST and BISR insertion and integration, Boundary Scan (IEEE 1149.x) insertion, IJTAG (IEEE 1687) insertion and connectivity
Execute DFT verification, debug, and DFT DRC closure using Siemens Tessent
Identify, debug, and resolve DFT rule violations at both block and top levels
Run, analyze, and debug SpyGlass DFT/RTL checks, working with design teams to close violations
Generate, simulate, and debug MBIST and logic ATPG patterns
Analyze test results and drive test coverage improvement and closure
Develop and validate DFT timing constraints for scan, BIST, and test modes
Create and maintain TCL scripts to automate DFT insertion, verification, and analysis flows
Support hierarchical DFT implementation and resolve integration issues
Collaborate with RTL and Physical Design teams to address DFT-related design issues
Support pre-silicon DFT signoff and assist with post-silicon pattern bring-up and debug
Assist with ATE pattern conversion and debug as needed