About The Position

Micron Technology is seeking a high-energy, ambitious, result-driven individual with a strong work ethic and integrity to join us as a CAD Engineer in Micron’s Technology Development Group. In this role, you will be supporting the development of advanced process technology through scribe test structure design and layout, CAD, and reticle creation. You will contribute to the development of new products by designing, developing, maintaining, supporting, and using CAD software for product development. This role requires an advanced understanding of PDK development/validation, EDA tools and flows, and good understanding of programming fundamentals, as well as exposure to various programming languages including: Skill/Skill++ (Cadence), Perl, Python. You will develop and support programmatically defined P-cell (Parameterized layout generator) devices and macros to automate physical design creation for test structures and Scribe marks. Additionally, you will develop and support scripts and other programming utilities used in physical design, functional and physical verification, performance optimization, and tapeout to assist in product development. A good understanding of basic CMOS process manufacturing and layout design rules is necessary. Understanding of photo/metrology marks and design is a plus. You will work with PI engineers and the design team to identify and implement best-design practices and methods for doing physical layout design which will work most effectively with automation tools.

Requirements

  • Excellent programming fundamentals are required.
  • Good communication and problem-solving skills are required.
  • Experience with database management methods and version control techniques.
  • Advanced understanding of PDK development/validation, EDA tools and flows.
  • Good understanding of programming fundamentals, as well as exposure to various programming languages including: Skill/Skill++ (Cadence), Perl, Python.
  • Good understanding of basic CMOS process manufacturing and layout design rules.
  • A Bachelor’s Degree or equivalent experience in Computer Engineering, Computer Science with circuits/VLSI coursework, or other degrees with relevant proven experience.

Nice To Haves

  • Experience with Unix and shell scripting is helpful.
  • In-depth experience in the SKILL and Python programming languages are preferred, but recent and proven experience in C, C++, JAVA, Visual Basic, Perl, or Lisp will be considered.
  • Demonstrated ability in EE or CE including VLSI circuit design and software required.
  • Demonstrated ability in IC design CAD tools (schematics, layouts, simulation, and verification tools).
  • Direct experience with CMOS implementation including area, speed, and power tradeoffs.
  • Understanding of photo/metrology marks and design is a plus.

Responsibilities

  • Designing, developing, maintaining, supporting, and using CAD software for product development.
  • Developing and supporting programmatically defined P-cell (Parameterized layout generator) devices and macros to automate physical design creation for test structures and Scribe marks.
  • Developing and supporting scripts and other programming utilities used in physical design, functional and physical verification, performance optimization, and tapeout to assist in product development.
  • Working with PI engineers and the design team to identify and implement best-design practices and methods for doing physical layout design which will work most effectively with automation tools.

Benefits

  • Choice of medical, dental and vision plans.
  • Benefit programs that help protect your income if you are unable to work due to illness or injury.
  • Paid family leave.
  • Robust paid time-off program.
  • Paid holidays.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service