Sr. Signal Integrity/Power Integrity Engineer

Advanced Micro Devices, IncSanta Clara, CA
Onsite

About The Position

As a Sr. Signal Integrity/Power Integrity Engineer in our Networking Technology & Solutions Group (NTSG), you will be responsible for ensuring that AMD’s next-generation products deliver industry-leading reliability, performance, and efficiency. This role involves designing, analyzing, modeling and validating complex systems with high-speed channels and high-power components. In this role, you will closely collaborate with Silicon IP team, ASIC packaging team, PCB design team, System Architect and external partners/suppliers to meet the most demanding signal/power integrity requirements while ensuring manufacturability.

Requirements

  • 10+ years of experience in high-speed signal integrity and power integrity engineering fields
  • Strong background in PCB and package design for signal integrity and power integrity
  • Strong expertise in high-speed architecture, interconnects and PCB/package design
  • Deep knowledge of high-speed interfaces (PCIe, Ethernet, DDR, etc.)
  • Proficiency in SI/PI simulation tools (Keysight ADS, Cadence Sigrity, Ansys HFSS)
  • Familiarity with MATLAB or Python for data analysis and automation
  • Hands-on experience with lab testing tools (TDR, VNA, High-Speed Oscilloscopes, Spectrum Analyzer)
  • Excellent problem-solving and cross-functional collaboration skills

Responsibilities

  • Model and simulate the end-to-end high-speed channels including transceivers, IC package, PCB and cross-boards connectors/cables
  • Utilize industry-standard tools and methodologies to perform a variety of time/frequency domain signal integrity analysis (IBIS-AMI, SPICE, full-wave EM analysis, etc.)
  • Identify the link quality such as loss, reflection and crosstalk, and resolve the issues
  • Conduct channel-simulations to optimize Eye Diagram, Bit Error Rate (BER) and Signal-Noise-Ratio (SNR) for high-speed signaling across complex systems
  • Perform Channel Operation Margin (COM) analysis to validate the channel health for IEEE compliance
  • Excise Design of Experiments (DOE) sweeping to statistically evaluate the signal integrity qualities across process variations, like silicon corners, trace impedance, routing length, terminations, etc.
  • Interpret the simulation results to provide the design guidelines on board materials, stack-up, transmission line routings, component placement and layout optimization
  • Work on critical circuits (especially reference clocks and high-speed signals) to ensure signal integrity and power integrity
  • Drive PCB physical design, create PCB stack-up, generate PCB design rules, review PCB layout, identify the potential signal integrity and power integrity issues, and propose solutions
  • Support lab validation and debugging to correlate with the simulation data
  • Collaborate with cross-functional teams to drive product development while keeping projects on schedule and within scope.
  • Stay at the forefront of signal integrity and power integrity innovations and high-speed design technologies, ensuring that AMD continues to lead the industry

Benefits

  • AMD benefits at a glance
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service