Sr. Principal Product Engineer

Cadence SystemsSan Jose, CA

About The Position

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. This opportunity is for a Product Engineer in the Digital and Signoff Group (DSG) at Cadence. The Cadence Digital and Signoff Group will offer you a dynamic environment in which you will work with innovative R&D and Customer Engagement teams to influence the development of software tools for advanced chip design platforms. As Product Engineer, you will be a source of technical place and route expertise to Cadence customers and to R&D. You are a motivated and energetic engineer with a deep understanding of ASIC design methodologies and of every stage of the RTL to GDSII flow. You have proven hands-on experience with timing closure and PPA optimization at 16nm and below nodes. You combine your deep understanding with strong analysis skills to debug customer problems and propose solutions, with an organized and coherent approach.

Requirements

  • Bachelors in Electronics Engineering (EE) + 5 or more years of industry experience, OR Masters in Electronics Engineering (EE) + 3 or more year of digital implementation experience.
  • Deep understanding of the full ASIC design flow (RTL-to-GDSII) with a focus on physical design and timing & DRC analysis.
  • Proven hands-on experience with timing closure, process design rules and PPA optimization at 7nm, 5nm, or below.
  • High familiarity with industry-standard EDA tools for placement, routing, and signoff.
  • Proficiency in Tcl, Python, or Perl.
  • Strong verbal and written skills to translate complex technical issues into actionable solutions.

Nice To Haves

  • familiarity with AI-driven productivity tools is a major plus

Responsibilities

  • Serve as the primary place-and-route (P&R) resource for internal development teams and external customers.
  • Collaborate with R&D to track, diagnose, and resolve software issues, ensuring a robust tool release cycle.
  • Execute competitive benchmarks to demonstrate Cadence’s edge in Power, Performance, and Area (PPA).
  • Develop and deploy customized RTL-to-GDSII methodologies and scripts to meet specific customer design goals.

Benefits

  • paid vacation and paid holidays
  • 401(k) plan with employer match
  • employee stock purchase plan
  • a variety of medical, dental and vision plan options
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service