Sr Mgr/Dep Director ASIC Digital Design IP ENGINEERING

GlobalFoundriesSanta Clara, CA
$167,000 - $275,000

About The Position

The Senior Manager / Deputy Director, Processor Design, is responsible for leading the design and delivery of next-generation processor and SoC IP solutions. This role provides technical and organizational leadership for a team of digital design engineers, driving architecture implementation, RTL development, integration, verification closure support, and successful silicon execution. The individual will collaborate closely with architecture, verification, physical design, DFT, firmware, software, and program management teams to achieve quality, schedule, power, performance, and area (PPA) targets.

Requirements

  • Bachelor's or master's degree in Electronics Engineering, Computer Engineering, Electrical Engineering, or related field.
  • Minimum of 12+ years (Senior Manager) of experience in digital IC/SoC/processor design.
  • Strong expertise in: Microarchitecture development, RTL design (Verilog/SystemVerilog), Processor pipelines and memory subsystems, SoC integration, ASIC design flow, Synthesis and timing analysis.
  • Proven track record of successful silicon delivery.
  • Experience leading medium to large engineering teams.
  • Strong understanding of PPA optimization techniques.
  • Excellent communication, leadership, and stakeholder management skills.

Nice To Haves

  • Master's degree or PhD in Electrical Engineering, Computer Engineering, or Computer Science
  • Experience with RISC-V, MIPS, ARM, ARC, or custom processor architectures.
  • Experience with advanced technology nodes (7nm, 5nm, 3nm, and beyond).
  • Expertise in multicore processors, AI accelerators, or high-performance computing architectures.
  • Experience leading geographically distributed teams.
  • Strong written & verbal communication skills.
  • Strong planning & Organizational skills.

Responsibilities

  • Lead the end-to-end development of processor cores, subsystems, from architectural specification through tapeout.
  • Drive microarchitecture definition and RTL implementation for high-performance and low-power processor designs.
  • Review design specifications, RTL quality, synthesis results, timing closure strategies, and integration readiness.
  • Ensure design compliance with functional, performance, power, reliability, and security requirements.
  • Guide architectural tradeoff analysis and performance optimization activities.
  • Establish and enforce design methodologies, coding guidelines, and best practices.
  • Develop project plans, resource allocation strategies, and execution schedules.
  • Track design milestones, identify risks, and implement mitigation plans.
  • Drive design reviews, signoff readiness, and cross-functional execution alignment.
  • Ensure successful delivery of processor IP and SoC projects within schedule and quality targets.
  • Coordinate with global engineering teams and external partners where applicable.
  • Build, mentor, and lead a high-performing processor design team.
  • Define career development plans and coaching programs for engineers.
  • Recruit and retain top engineering talent.
  • Conduct performance discussions and support succession planning.
  • Foster a culture of technical excellence, innovation, collaboration, and accountability.
  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

Benefits

  • GlobalFoundries is fully committed to equal opportunity in the workplace and believes that cultural diversity within the company enhances its business potential. GlobalFoundries goal of excellence in business necessitates the attraction and retention of highly qualified people. Artificial barriers and stereotypic biases detract from this objective and may be illegally discriminatory.
  • All policies and processes which pertain to employees including recruitment, selection, training, utilization, promotion, compensation, benefits, extracurricular programs, and termination are created and implemented without regard to age, ethnicity, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, sexual orientation, gender identity or expression, veteran status, or any other characteristic or category specified by local, state or federal law
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service