Sr. Memory Designer

Lattice Semiconductor•San Jose, CA
•$220,800•Onsite

About The Position

Lattice Semiconductor is seeking a Sr. Memory Designer to lead the design and development of custom circuits for high-speed and low-power SRAM and low-power configuration RAM (CRAM). The role involves developing memory architectures and implementing them in advanced semiconductor technologies, performing simulations and verification, overseeing layout planning, and collaborating with other teams to define memory PPA (Performance, Power, Area) and yield targets. The designer will manage the full embedded memory design flow and bring innovative ideas to life in FPGA designs.

Requirements

  • Bachelor’s degree in electrical engineering, or a related field
  • Over 10 years of experience in memory design, verification, validation, and integration
  • Strong knowledge of custom memory design, high speed, low power as well as custom memory design for configuration of FPGA
  • Expertise in high-performance and low-power design techniques
  • Familiarity with variation-aware design in advanced semiconductor technologies
  • Excellent problem-solving skills
  • Strong communication abilities
  • Ability to work collaboratively in a team environment

Nice To Haves

  • Master’s or PhD preferred
  • Experience with large density memory cell design for high yield
  • Knowledge of semiconductor device fundamentals

Responsibilities

  • Lead the design and development of custom circuits for high-speed and low-power SRAM and low-power configuration RAM (CRAM)
  • Develop memory architectures and implement them in advanced semiconductor technologies, including FinFET and nanometer CMOS
  • Perform schematic capture, simulation, and margin verification of major memory blocks
  • Oversee layout planning and ensure tight pitch-matched memory layout designs
  • Work closely with architecture and design teams to define memory PPA (Performance, Power, Area) and yield targets
  • Manage the full embedded memory design flow, including architecture, circuit design, physical implementation, compiler usage, characterization, timing, and model generation
  • Bring innovative and revolutionary ideas to life in our products, influencing various parts of our FPGA designs

Benefits

  • healthcare and retirement plans
  • paid time off
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service