Sr High-Speed SerDes Design Engineer (Remote)

Encore Semi•Austin, TX
•Remote

About The Position

We are looking for a Sr High-Speed SerDes Design Engineer who enjoys solving some of the toughest challenges in analog/mixed-signal IC design. If you have hands-on experience designing high-speed SerDes, PLLs, TX/RX data paths, and have worked through the realities of advanced process nodes (5nm and below), we would love to connect. You will be part of a highly skilled engineering team developing next-generation high-performance silicon where speed, power, jitter, and reliability matter.

Requirements

  • BS, MS, or PhD in Electrical Engineering or a related discipline.
  • 8+ years of hands-on analog/mixed-signal IC design experience.
  • Strong expertise in the design of High-Speed SerDes, including PLLs, TX/RX circuits, CDRs, clock generation, and high-speed analog interfaces.
  • Proven transistor-level circuit design experience from architecture through silicon validation.
  • Successful tapeout experience in advanced CMOS process technologies (FinFET and 5nm beyond preferred).
  • Experience working with one or more leading semiconductor foundries.
  • Proficiency with industry-standard analog and mixed-signal IC design, simulation, verification, and physical verification EDA tools.
  • Strong understanding of signal integrity, jitter analysis, power optimization, and high-speed circuit design techniques.

Nice To Haves

  • Experience with silicon bring-up, characterization, and post-silicon debug.
  • Familiarity with high-speed interface standards such as PCIe, Ethernet, CXL, USB, MIPI, DDR, HBM, UCIe, or similar protocols.
  • Experience collaborating with cross-functional teams including Layout, Digital Design, Physical Design, Verification, Packaging, Test, and Systems Engineering.
  • Excellent problem-solving, communication, and technical leadership skills.
  • Experience mentoring junior engineers and leading technical initiatives.

Responsibilities

  • Designing high-speed SerDes, PLLs, TX/RX data paths.
  • Working through the realities of advanced process nodes (5nm and below).
  • Developing next-generation high-performance silicon where speed, power, jitter, and reliability matter.
  • Silicon bring-up, characterization, and post-silicon debug.
  • Collaborating with cross-functional teams including Layout, Digital Design, Physical Design, Verification, Packaging, Test, and Systems Engineering.
  • Mentoring junior engineers and leading technical initiatives.

Benefits

  • Competitive Salary
  • Bonuses
  • 15 days of PTO per calendar year
  • 10 paid Holidays per calendar year
  • Comprehensive Medical Benefits: Company covers 80% of premiums for Employee and Dependents
  • Dental & Vision: Company covers 50% of premiums for Employee and Dependents
  • Voluntary Benefits: Life Insurance, FSA (Health and Dependent, Limited Purpose), HAS, and Gap Insurance
  • Employee Assistant Program (EAP)
  • 401k - Traditional & Roth
  • Life/AD&D and Long-Term Disability
  • Tuition reimbursement
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service