Sr. Engineer, Performance Infrastructure

Tenstorrent•Austin, TX

1d•Hybrid

About The Position

Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V-based CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. We are looking for a talented engineer to join our CPU design team to drive infrastructure for performance analysis, correlation and verification. You’ll work on a CPU based on RISC-V ISA, collaborating with core architects and RTL teams to deliver a highly efficient and performant design. This role is hybrid, based out of Austin, TX or Santa Clara, CA. We welcome candidates at various experience levels. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting.

Requirements

Great at identifying problems and developing solutions.
Enjoys building tools and optimizing work flows.
Skilled in C++ and Python, with an understanding of industry-standard tools for compilation, simulation and emulation.
Proficient in debugging RTL/logic across multiple design hierarchies and pre-silicon environments.
Knowledgeable in architecture and microarchitecture of high-performance CPU cores.

Nice To Haves

Ideal candidates would possess experience in infrastructure, methodology and performance verification.

Responsibilities

Join a team driving improvements in CPU microarchitecture, verify performance and correlate with the RTL.
Enhance design environment, tools, and methodologies to improve development efficiency.
Collaborate closely with RTL engineers and core architects to meet performance goals, debug miscorrelation and verify performance features.
Use innovative techniques to optimize power, performance, and area while driving performance experiments and evaluating results.