Sr. Engineer, Infrastructure PBC Layout

SiTime Corporation•Santa Clara, CA
•$124,920 - $171,770

About The Position

SiTime is the Precision Timing company. Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT. Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit: www.sitime.com.

Requirements

  • 10+ years of hands-on PCB layout experience for complex, high-density electronic systems
  • Expert-level capability in at least one major PCB layout platform, such as Cadence Allegro, Altium Designer, and working familiarity across common PCB design and review tools
  • Demonstrated experience laying out multi-layer high-speed digital, mixed-signal, precision analog, RF, clock, and power designs
  • Strong knowledge of PCB stack-ups, materials, controlled impedance, differential routing, length matching, crosstalk mitigation, return paths, grounding, and power integrity fundamentals
  • Experience with fine-pitch BGAs, HDI, microvias, via-in-pad, blind/buried vias
  • Practical knowledge of PCB fabrication, assembly processes, component land patterns, solder-mask and paste-mask design, panelization, tolerances, and manufacturing documentation
  • Experience applying DFM, DFA, and DFT principles and working directly with fabrication and assembly suppliers
  • Ability to interpret schematics, mechanical drawings, PCB specifications, component datasheets, and constraint documents
  • Strong attention to detail, configuration discipline, and ability to manage multiple board releases and design revisions
  • Clear written and verbal communication skills and the ability to work effectively across engineering and manufacturing teams

Nice To Haves

  • Bachelor’s degree, technical certification, or equivalent practical experience in electronics, electrical engineering, PCB design, or a related field
  • Experience with boards used for semiconductor characterization, validation, ATE, production test, probe, or laboratory instrumentation
  • Familiarity with SI/PI review or simulation tools and the ability to interpret analysis results and implement layout changes
  • Knowledge of IPC-2221, IPC-7351, IPC-6012, IPC-A-600, IPC-A-610, or related PCB design and workmanship standards
  • Experience mentoring other PCB designers and improving layout libraries, workflows, checklists, or release processes
  • Experience with rigid-flex designs, thermal management, high-current power delivery, low-noise clocking, or low-jitter systems

Responsibilities

  • Own PCB layout from initial placement and routing through design review, fabrication release, assembly support, and post-build updates
  • Translate schematics, mechanical requirements, stack-ups, and electrical constraints into complete board layouts
  • Route dense mixed-signal, high-speed digital, precision analog, RF, clock, power, and control circuitry.
  • Create and maintain fabrication and assembly deliverables, including Gerber or ODB++ data, drill files, drawings, pick-and-place files, and manufacturing notes
  • Perform thorough design-rule checks and release-package reviews to ensure data accuracy and completeness
  • Implement controlled-impedance routing, differential pairs, length matching, return-path continuity, isolation, shielding, grounding, and power-distribution requirements
  • Collaborate with electrical and SI/PI engineers to apply routing constraints and incorporate simulation or review feedback
  • Develop practical placement and routing strategies for high-density interconnect, fine-pitch BGA, via-in-pad, blind and buried vias, and other advanced PCB technologies
  • Maintain component footprints, padstacks, symbols, and library data in accordance with IPC guidance and company standards
  • Conduct peer reviews and contribute to PCB layout checklists, standards, templates, and reusable design practices
  • Drive DFM, DFA, and DFT reviews with PCB fabrication, assembly, test, and supply-chain partners
  • Resolve fabrication and assembly questions, document deviations, and incorporate lessons learned into future layouts
  • Work closely with mechanical engineers on board outlines, component clearances, keep-outs, connector locations, thermal constraints, and enclosure integration
  • Support prototype bring-up and root-cause analysis by reviewing layout-related signal, power, thermal, assembly, and reliability issues
  • Communicate design status, trade-offs, risks, and release readiness clearly to project stakeholders

Benefits

  • 401k plan
  • health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service