Signal/Power Integrity Hardware Engineer (Onsite)

Cisco•San Jose, CA
•$112,200 - $162,200•Onsite

About The Position

The Cisco UCS SI team is seeking a Signal Integrity Testing and Validation Engineer for the design and analysis of high-speed interconnects and power distribution networks. As a member of the UCS SI team, you will help test the next generations of Intel, AMD based Compute Servers for Cisco Blade products. You will be working in a larger team, collaborating closely with Design Hardware Engineers, ECAD, Mechanical, Thermal, Manufacturing, and versatile and knowledgeable SI/PI engineers in the creation of next-generation Compute Server and AI Server products.

Requirements

  • Bachelors in Electrical Engineering or related field with 2+ years of related experience, or Masters in Electrical Engineering or related field + 0 years of related experience.
  • Core Expertise: 3+ years of experience in hardware design or signal integrity, backed by a foundation in transmission line theory and high-speed circuit principles.
  • Design & Simulation: Experience with PCB layout using Cadence Allegro and capable of utilizing simulation tools like SPICE and 2D/3D field solvers (HFSS, Power SI), etc.
  • Lab Proficiency: Hands-on experience with high-speed characterization using lab equipment such as oscilloscopes, TDRs, and VNAs.
  • Programming Skills: Experience in automating tasks and analyzing data through Python or Matlab scripting.

Nice To Haves

  • Effective teamwork and communication skills.
  • Motivation to learn and solve technical challenges.
  • Coursework or project experience in signal integrity, power noise analysis, or related fields.
  • Working experience with high-speed DDR PCIe links, NRZ and PAM4 SerDes, as well as high-speed PCB/package development and PI analysis, is a plus.
  • Experience with using or developing AI based tools
  • Experience with HSPICE, ADS, MATLAB, Cadence PowerSI AC/DC, Allegro.
  • Exposure to high-speed interface technologies (e.g., SerDes, LVDS, CML).

Responsibilities

  • Assist in the system level laboratory validation and analysis of high-speed digital and analog systems
  • Using scripting and programming or automating the measurements, analysis, and utilizing AI tools to optimize post-processing data.
  • Lab management skills managing probes, scopes, terminations, and cables
  • Manage Licensing and maintaining Simulation Servers based on Windows or Linux systems
  • Support prototype function bring-up, and system-level validation and troubleshooting.
  • Collaborate with hardware, layout, and validation teams to resolve technical issues.
  • Contribute to documentation, data analysis, and correlation of simulation and lab measurements.
  • Participate in technical discussions with guidance from senior team members.
  • Support signal integrity simulations using industry-standard tools

Benefits

  • medical, dental and vision insurance
  • a 401(k) plan with a Cisco matching contribution
  • paid parental leave
  • short and long-term disability coverage
  • basic life insurance
  • Cisco restricted stock units
  • 10 paid holidays per full calendar year
  • 1 floating holiday for non-exempt employees
  • 1 paid day off for employee’s birthday
  • paid year-end holiday shutdown
  • 4 paid days off for personal wellness
  • 16 days of paid vacation time per full calendar year (non-exempt employees)
  • flexible vacation time off program (exempt employees)
  • 80 hours of sick time off provided on hire date and each January 1st thereafter
  • up to 80 hours of unused sick time carried forward
  • Additional paid time away may be requested to deal with critical or emergency issues for family members
  • Optional 10 paid days per full calendar year to volunteer
  • annual bonuses (for non-sales roles)
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service