Senior/ Staff - High Speed SerDes Validation Engineer

SK hynix memory solutions America Inc.San Jose, CA

About The Position

At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape. We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing. Own validation of products from start to finish including test plan development, automation, coverage metrics, test execution, bug resolution, and release to production.

Requirements

  • BS in Electrical engineer or BS in Computer Engineering or equivalent experience.
  • Good understanding of DSP-based high-speed SERDES architectures.
  • Familiarity with lab instrumentations like Oscilloscopes, BERT, TDR, VNA.
  • Hands-on experience with SERDES performance tuning.

Nice To Haves

  • Coding experience with programming and scripting languages such as C/C++, JS and Python.
  • Signal and Power Integrity Knowledge.

Responsibilities

  • Define validation goals, objectives, and metrics to ensure product performance and compliance.
  • Develop and execute comprehensive test plans for SerDes interfaces (PCIe).
  • Debugging and troubleshooting firmware-related issues affecting interface performance.
  • Analyze test data to identify trends and issues, providing actionable insights to improve SerDes performance.
  • Collaborate with cross-functional teams to resolve and optimize PHY related issues.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service