Senior Staff Engineer, Diagnostics and AI

QualcommSan Diego, CA
$164,000 - $246,000Onsite

About The Position

We are seeking a strategic, technically exceptional, and organizationally aware Senior Staff Engineer to help define the future of silicon Diagnostics, AI, and yield intelligence within Qualcomm's Yield Architecture and Engineering organization. This is an advanced research and development leadership role for an engineer who combines deep diagnostics expertise with systems thinking, AI innovation, and broad cross-functional influence. Qualcomm develops technologies across a wide range of products and emerging markets, including AI accelerator platforms, advanced 3D integration, system-technology co-optimization, automotive, robotics, and next-generation wireless systems such as 6G. The Product and Process Services organization works at the leading edge of these challenges, often before the problem, ownership model, data, or solution path is fully defined. This role will help turn those unknowns into new diagnostic architectures, intelligent engineering systems, and scalable technical capabilities. The charter is threefold. First, lead the architecture and evolution of silicon Diagnostics and yield intelligence for today's products and future technologies. Second, drive AI-enabled engineering transformation through practical applications of AI, agents, analytics, and automation. Third, provide strategic technical and organizational leadership by connecting Design, DFT, Product Engineering, Test Engineering, Failure Analysis, Yield Engineering, Automation, and AI teams around difficult cross-cutting problems and executable technical roadmaps. This is not a conventional Diagnostics management role. The successful candidate will operate as a research and development leader with a specialty in Diagnostics, using technical vision, architecture, influence, governance, and mentoring to shape capabilities across organizational boundaries. The role requires curiosity, sound judgment, organizational responsibility, and the ability to create structure and momentum where established methods do not yet exist. The Senior Staff Engineer will be based in the United States and will work closely with the Bangalore Diagnostics organization and its local leadership. This role provides global technical direction and cross-functional integration, while the Bangalore Director owns local organization building, talent development, operating discipline, and site execution.

Requirements

  • Bachelor's degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

Nice To Haves

  • Bachelor's or advanced degree in Electrical Engineering, Computer Engineering, Computer Science, Data Science, or a related field.
  • 12+ years of semiconductor engineering experience, including significant work in ATPG or memory diagnostics, DFT, silicon debug, product or test engineering, yield analysis, Failure Analysis, Design for Debug, Design for Yield, or post-silicon engineering.
  • Deep understanding of diagnostic concepts, methods, workflows, data, or infrastructure, with demonstrated ability to lead strategy or architecture for complex post-silicon capabilities.
  • Experience architecting or scaling automation, analytics, machine learning, generative AI, agentic systems, data platforms, or intelligent engineering workflows in a technically complex domain.
  • Ability to learn unfamiliar technologies quickly, identify implications for Diagnostics and yield learning, and formulate research or architecture directions before established solutions exist.
  • Ability to understand complex systems across lifecycle and organizational boundaries, distinguish local optimization from system outcomes, and design for reuse, learning, scale, and evolution.
  • Experience defining strategy, roadmaps, and architectures and leading major initiatives spanning multiple teams or functions.
  • Demonstrated ability to build alignment, resolve unclear ownership, influence decisions, and sustain execution without relying on direct reporting authority.
  • Ability to understand stakeholders, dependencies, decision rights, operating mechanisms, capability gaps, and competing priorities, and to take responsibility for shared outcomes.
  • Experience with project plans, architecture reviews, roadmaps, metrics, risk management, decision frameworks, ownership models, and escalation paths.
  • Success framing and solving problems where requirements, approaches, data, ownership, or success criteria were initially unclear.
  • Strong partnership across Design, DFT, Product Engineering, Test Engineering, Failure Analysis, Yield Engineering, software, data, Automation, or AI.
  • Experience leading across geographic, functional, and cultural boundaries and developing technical ownership in distributed teams.
  • Demonstrated ability to mentor engineers, develop technical leaders, delegate ownership, and raise broader organizational capability.
  • Excellent written and verbal communication and the ability to present evidence-based recommendations to technical and executive audiences.
  • Ability to convert innovative ideas into working capabilities, scalable methods, or sustained practices while balancing speed, rigor, production readiness, and architectural quality.
  • Ability to connect technical communities, encourage knowledge exchange, and build shared purpose across evolving environments.

Responsibilities

  • Define and evolve the architecture for Qualcomm's scan, memory, and emerging diagnostic capabilities. Connect readiness, execution, methodology, infrastructure, data, and learning across the silicon lifecycle while balancing immediate production requirements with long-term investment.
  • Provide technical leadership for reliable, scalable, high-volume, production-quality scan and memory diagnostics across Qualcomm's product portfolio. Establish standards and readiness criteria for quality, throughput, repeatability, and timely product enablement, and drive durable solutions to systemic gaps.
  • Explore diagnostic and yield-intelligence approaches for advanced 3D integration, system-technology co-optimization, AI accelerator products, automotive platforms, robotics, and next-generation wireless systems. Anticipate how new architectures, packaging, workloads, and use conditions change observability, diagnosability, fault isolation, and learning. Convert uncertainty into research directions, prototypes, architectures, and scalable methods.
  • Drive AI, agentic workflows, analytics, and automation across Diagnostics and adjacent yield workflows. Identify high-value problems where AI can accelerate analysis, improve signal detection, preserve knowledge, support decisions, or redefine engineering work. Ground solutions in trustworthy data, scalable infrastructure, measurable outcomes, and sound governance.
  • Connect Diagnostics, Failure Analysis, DFT, Product Engineering, Test Engineering, Design, manufacturing data, and yield learning. Develop evidence models that convert silicon findings into actionable learning and strengthen feedback and feedforward into diagnostic readiness, test, Design for Debug, and Design for Yield.
  • Lead problems where requirements, ownership, data, or solution paths are unclear. Frame the challenge, identify stakeholders and dependencies, define learning plans, develop options and tradeoffs, and establish a credible path forward for strategic priorities.
  • Create alignment across technical organizations, clarify interfaces, identify gaps, and establish shared objectives and evidence-based decision frameworks. Influence outcomes through technical credibility, organizational awareness, structured communication, and collaborative problem solving.
  • Translate strategy into roadmaps, project plans, milestones, owners, decision rights, risks, dependencies, and success measures. Establish focused technical reviews and operating mechanisms that improve decisions and predictable execution without unnecessary bureaucracy.
  • Provide global technical direction in close partnership with Bangalore leadership. Define priorities, architectures, capability roadmaps, and standards while enabling increasing technical ownership and self-reliance. Support knowledge transfer and senior technical leadership development without replacing the Bangalore Director's local people and site accountabilities.
  • Build a technical community across Diagnostics, AI, Automation, and partner disciplines. Promote reusable solutions, shared methods, documented architectures, searchable knowledge, common evidence models, and systematic knowledge transfer across products and locations.
  • Mentor engineers and emerging leaders in systems thinking, technical judgment, communication, planning, and cross-functional leadership. Delegate meaningful ownership and model the organizational responsibility and technical integrity expected from senior YAE leaders.
  • Maintain a forward-looking roadmap covering capabilities, data foundations, partnerships, methods, infrastructure, and skills required for more intelligent and scalable diagnostic systems. Balance experimentation with production readiness, sustainability, integration, and engineering value.
  • Strengthen responsible AI adoption across YAE and PPS by sharing repeatable practices, technical patterns, successful use cases, and lessons learned. Partner with AI platform, software, data, and engineering communities to enable practical, outcome-driven adoption.
  • Advise YAE leadership on technical needs, capability gaps, dependencies, investments, staffing, skills, infrastructure, partnerships, and sequencing. Recognize and help resolve organizational barriers such as unclear ownership, fragmented workflows, and missing governance.
  • Communicate complex strategies, decisions, risks, and recommendations clearly to engineers, senior technical leaders, and executives. Present context, evidence, alternatives, tradeoffs, and recommendations with accuracy and transparency.

Benefits

  • competitive annual discretionary bonus program
  • opportunity for annual RSU grants
  • highly competitive benefits package
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service