About The Position

The Effector Digital Products (EDP) department develops electronics for our weapon system products. We are responsible for the architecture, design, and documentation of deliverable FPGA embedded processing. We engage at the outset of the weapon system development and follow our designs through deployment. Our products are deployed all over the world, from the ground to exoatmospheric environments and into space. As a Senior Principal FPGA Design Engineer you will develop FPGA designs for all major vendors and device families including: Xilinx, Altera, and Microsemi. Designs are implemented using VHDL for the following applications: gigabit serial interfaces, Radio Frequency (RF) and Electro-Optical (EO) DSP, controls, data links, embedded processing and processor interfaces. Designers work with circuit card designers and systems engineers to develop requirements, architect new parts, collaborative modeling of algorithms, partition and perform code development, simulation, and place and route. Designs are verified against requirements using both directed test and constrained random methodologies. Design support is expected from requirements definition through integration and test. Design documentation and configuration management are required. This position is 100% ONSITE in Tucson, Arizona.

Requirements

  • Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and a minimum of 10 years of prior relevant experience
  • System level FPGA requirements specification and architecture development and the ability to identify links and potential impact on projects, programs or systems.
  • Proposal experience to include basis of estimate generation, resource identification, and constraint -based program schedule planning.
  • Strong understanding of design hand-off requirements for system requirements, configurable logic, software, mechanical analysis and tests.
  • FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)
  • Xilinx or Microsemi devices and flow tools
  • Active and transferable U.S. government issued security clearance is required prior to start date.
  • U.S. citizenship is required, as only U.S. citizens are eligible for a security clearance
  • Ability to obtain INTERIM U.S. government issued security clearance is required prior to start date

Nice To Haves

  • FPGA design experience in one or more of the following areas: Radar processing techniques Image processing techniques for visual and infrared sensors Embedded systems design using ARM, Microblaze, or Nios processors Gigabit serial interfaces and multi-gigabit transceivers (MGT’s)
  • Understanding of assertion-based verification and UVM using System Verilog
  • Verification utilizing emulation platforms
  • Experience leading technical teams and programs
  • Revision control and documentation release processes
  • Deep knowledge of project management

Responsibilities

  • Leader of FPGA-based systems architecture, and design to include determination of parts, interfaces, and Concept of Operations (CONOPS).
  • Delivering quality releases from initial proof of concept up through production.
  • Establish processes and operational plans for a project.
  • Independently drive projects and execute to program schedules on time and budget.
  • May lead large integrated or cross product teams on moderate to large multi-year programs.
  • Design, develop, implement and verify highly complex configurable logic solutions for products that significantly improves on an existing product.
  • Solve problems that are numerous and typically undefined where information is difficult to obtain.
  • Conducts extensive investigation to understand root cause of problems.
  • Communicates with parties within and outside of own function which would include customers, vendors, and executive leadership.
  • Architect FPGA-based systems to determine parts, interfaces, and Concept of Operations (CONOPS)
  • Translate system-level requirements into FPGA requirements.
  • Design and code in VHDL for reliability and maintainability.
  • Verify designs utilizing self-checking techniques with directed and constrained random tests, while tracking functional and code coverage.
  • Create complete documentation including requirements, verification plans, and user’s guides.
  • Viewed as subject-matter expert within discipline
  • Coaches, reviews, and delegates work to junior engineers
  • Support internal and external technical reviews
  • Support customer interactions and relations
  • Make improvements to processes, systems or products to enhance overall performance

Benefits

  • medical
  • dental
  • vision
  • life insurance
  • short-term disability
  • long-term disability
  • 401(k) match
  • flexible spending accounts
  • flexible work schedules
  • employee assistance program
  • Employee Scholar Program
  • parental leave
  • paid time off
  • holidays

Stand Out From the Crowd

Upload your resume and get instant feedback on how well it matches this job.

Upload and Match Resume

What This Job Offers

Job Type

Full-time

Career Level

Senior

Education Level

High school or GED

Number of Employees

5,001-10,000 employees

© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service