Senior Photonics Design Engineer - SOA

OpenLight PhotonicsSanta Clara, CA

About The Position

As part of OpenLight’s Silicon Photonics (SiPh) team, you will be responsible for the development, design, and integration of Semiconductor Optical Amplifiers (SOAs) in OpenLight’s heterogeneous silicon-IIIV photonic platform. You’ll work on device design, defining characterization and validation, and building compact models for OpenLight’s PDK, using your knowledge of III-V opto-electronic device theory, data analysis, and optical modeling. You'll also work cross-functionally with PIC architects, RF, process, layout, test and reliability engineers to define, design, integrate and validate high-power and high-speed optoelectronic devices using OpenLight’s SiPh technology.

Requirements

  • Academic Degree in Electrical Engineering, Applied Material Science, Applied Physics or related discipline
  • 1+ years of relevant professional experience after degree
  • Strong hands-on knowledge of III-V photonic devices in particular amplifiers
  • Knowledge of photonics simulation techniques (EME, FDTD) and hands-on experience with commercial design and modelling software (Lumerical, Rsoft, Photon Design or similar)
  • Good understanding of integrated photonics and semiconductor Si and III-V processing
  • Proficiency in programming with scripting languages, preferably Python
  • Understanding of opto-electronic device requirements for datacom and LiDAR applications
  • Strong problem-solving, communication, organizational, interpersonal and presentation skills

Nice To Haves

  • High-speed RF measurement is a plus, but not required
  • Hands-on experience with photonic device characterization.

Responsibilities

  • Design and simulate SOAs and other optoelectronic components, and execute development runs
  • Define device CAD layouts in close collaboration with process and layout engineers
  • Develop compact models for III-V devices in OpenLight’s SiPh PDK
  • Work with process engineers to define and optimize the device structures and processes
  • Work closely with test engineering to define the test scope and requirements for devices on both wafer and die levels
  • Work with reliability engineering to define qualification and reliability strategy, and perform device centric failure analysis in close collaboration with process and reliability engineers
  • Work closely with PIC and system architects to validate device performance versus specifications
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service