Senior Hardware Design Engineer, Systems Engineering

Everpure•Santa Clara, CA
•$150,000 - $270,000•Onsite

About The Position

Everpure (NYSE: P) has evolved from storage pioneer to data platform, closing fiscal 2026 with $3.7 billion in revenue, its first billion-dollar quarter, and accelerating growth into FY27. Our strategic agenda spans the companies defining the next era of technology - hyperscalers, AI labs, the AI hardware supply chain, data platform providers, and the broader AI ecosystem. This type of work—work that changes the world—is what the tech industry was founded on. So, if you're ready to seize the endless opportunities and leave your mark, come join us. We are seeking a highly motivated Hardware Design Engineer for Pure’s Datastore team. The Pure Engineering Team builds the industry’s most innovative, high-performance, energy-efficient and TCO-optimised storage solution. As part of this team, you will help productize this differentiated storage solution for our customers.

Requirements

  • 7+ years of Hardware design and development including schematic, layout, and component selection.
  • BS in Electrical or Computer Engineering or similar fields.
  • Experience working on SSD hardware designs.
  • Experience in validating hardware at the electrical, SI, protocol and functional levels.
  • Experience with high speed oscilloscopes and differential probes.
  • Strong experience with scripting languages (Python, BASH, etc)
  • Detail-oriented, analytical, process savvy, and customer focused
  • Ability to operate in a fast-paced changing business environment
  • Excellent verbal and written communication skills

Responsibilities

  • Plan, lead, implement, and debug SSD hardware designs from concept through production.
  • Contribute to all phases of the product lifecycle, including architecture, design, documentation, validation, and sustaining.
  • Drive interoperability testing across server/storage systems and SSDs.
  • Diagnose and resolve HW-related issues in collaboration with internal teams, external partners, and JDMs.
  • Apply deep knowledge of major bus technologies such as PCIe, DDR, NAND, SPI, and I2C.
  • Evaluate system-level tradeoffs in mechanical, thermal, power, and signal integrity design.
  • Work with diagnostics/test engineers by reviewing test plans to ensure proper coverage
  • Lead failure analysis and root cause investigations to support field issues and customer escalations
  • Incorporate automation and AI to enhance SSD design and validation processes.
  • Provide technical guidance and mentorship to junior engineers.

Benefits

  • flexible time off
  • wellness resources
  • company-sponsored team events
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service