Senior Engineer, Wafer Quality Assurance

Western DigitalSan Jose, CA

About The Position

This role serves as the quality gatekeeper for AI platform changes, requiring a deep understanding of system interdependencies. The engineer will drive requirements gathering, including testing and verification protocols, and collaborate with wafer operations partners for seamless, quality-compliant implementations. The position also supports the full lifecycle of wafer quality initiatives, such as Change Review Board (CRB) margin projects and Material Review Board (MRB) processes, ensuring consistent quality standards. Additionally, the role involves designing and building Agentic AI solutions with autonomous decision-making capabilities for Incoming Quality Assurance (IQA) and Outgoing Quality Assurance (OQA) processes across wafer operations, and leading Failure Mode & Effects Analysis (FMEA) activities for IT and wafer systems to proactively identify, assess, and mitigate potential failure modes.

Requirements

  • Bachelor's degree in Engineering, Computer Science, Data Science, or a related technical field.
  • 3+ years of experience in quality assurance, quality engineering, or a related role within semiconductor or wafer manufacturing.
  • Working knowledge of AI/ML platforms and an understanding of change control processes in production environments.
  • Familiarity with FMEA methodology and its application to IT and manufacturing systems.
  • Strong cross-functional collaboration skills with the ability to engage both technical and operations teams.
  • Excellent analytical and problem-solving skills with a detail-oriented mindset.
  • Excellent communication and presentation skills.

Nice To Haves

  • Master's degree preferred.
  • Experience with or exposure to Agentic AI, LLM-based systems, or intelligent automation frameworks.
  • Experience with end-to-end quality management in semiconductor manufacturing.
  • Hands-on experience developing AI agents or decision-automation tools (e.g., using Python, LangChain, or similar frameworks).

Responsibilities

  • Serve as the quality gatekeeper for AI platform changes.
  • Develop a deep understanding of system interdependencies.
  • Drive requirements gathering, including testing and verification protocols.
  • Collaborate closely with wafer operations partners to ensure seamless, quality-compliant implementations.
  • Support the full lifecycle of wafer quality initiatives, including Change Review Board (CRB) margin projects and Material Review Board (MRB) processes.
  • Ensure consistent quality standards from start to finish.
  • Design and build Agentic AI solutions with autonomous decision-making capabilities for Incoming Quality Assurance (IQA) and Outgoing Quality Assurance (OQA) processes across wafer operations.
  • Lead and facilitate FMEA activities across IT and wafer systems to proactively identify, assess, and mitigate potential failure modes and their impact on quality and reliability.

Benefits

  • Paid vacation time
  • Paid sick leave
  • Medical/dental/vision insurance
  • Life, accident and disability insurance
  • Tax-advantaged flexible spending and health savings accounts
  • Employee assistance program
  • Other voluntary benefit programs such as supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity
  • Tuition reimbursement
  • Transit
  • The Applause Program
  • Employee stock purchase plan
  • WD Savings 401(k) Plan
  • Eligibility for bonuses under WD’s Short Term Incentive Plan (“STI Plan”) or the Sales Incentive Plan (“SIP”).
  • Eligibility to participate in annual Long-Term Incentive (LTI) program, which consists of restricted stock units (RSUs) or cash equivalents.
  • RSU awards available to eligible new hires.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service