Senior Engineer, Wafer Quality Assurance

Western DigitalSan Jose, CA

About The Position

This role serves as the quality gatekeeper for AI platform changes, requiring a deep understanding of system interdependencies. The engineer will drive requirements gathering, including testing and verification protocols, and collaborate with wafer operations partners for seamless, quality-compliant implementations. The position also supports the full lifecycle of wafer quality initiatives, such as Change Review Board (CRB) margin projects and Material Review Board (MRB) processes. A key aspect of the role involves designing and building Agentic AI solutions with autonomous decision-making capabilities for Incoming Quality Assurance (IQA) and Outgoing Quality Assurance (OQA) processes in wafer operations. Additionally, the engineer will lead and facilitate Failure Mode & Effects Analysis (FMEA) activities across IT and wafer systems to proactively identify, assess, and mitigate potential failure modes.

Requirements

  • Bachelor's degree in Engineering, Computer Science, Data Science, or a related technical field.
  • 3+ years of experience in quality assurance, quality engineering, or a related role within semiconductor or wafer manufacturing.
  • Working knowledge of AI/ML platforms and an understanding of change control processes in production environments.
  • Familiarity with FMEA methodology and its application to IT and manufacturing systems.
  • Strong cross-functional collaboration skills with the ability to engage both technical and operations teams.
  • Excellent analytical and problem-solving skills with a detail-oriented mindset.

Nice To Haves

  • Master's degree preferred.
  • Experience with or exposure to Agentic AI, LLM-based systems, or intelligent automation frameworks.
  • Excellent communication and presentation skills.
  • Experience with end-to-end quality management in semiconductor manufacturing.
  • Hands-on experience developing AI agents or decision-automation tools (e.g., using Python, LangChain, or similar frameworks).

Responsibilities

  • Serve as the quality gatekeeper for AI platform changes.
  • Develop a deep understanding of system interdependencies.
  • Drive requirements gathering, including testing and verification protocols.
  • Collaborate closely with wafer operations partners to ensure seamless, quality-compliant implementations.
  • Support the full lifecycle of wafer quality initiatives, including Change Review Board (CRB) margin projects and Material Review Board (MRB) processes.
  • Design and build Agentic AI solutions with autonomous decision-making capabilities for Incoming Quality Assurance (IQA) and Outgoing Quality Assurance (OQA) processes across wafer operations.
  • Lead and facilitate FMEA activities across IT and wafer systems to proactively identify, assess, and mitigate potential failure modes and their impact on quality and reliability.

Benefits

  • paid vacation time
  • paid sick leave
  • medical/dental/vision insurance
  • life, accident and disability insurance
  • tax-advantaged flexible spending and health savings accounts
  • employee assistance program
  • other voluntary benefit programs such as supplemental life and AD&D, legal plan, pet insurance, critical illness, accident and hospital indemnity
  • tuition reimbursement
  • transit
  • the Applause Program
  • employee stock purchase plan
  • the WD Savings 401(k) Plan
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service