Senior Director of Design Verification (Photonic Fabric™)
About The Position
Marvell's Photonic Fabric™ team is building next-generation optical interconnect technology for the era of accelerated computing. As AI workloads scale, the bottleneck has shifted from compute to interconnect bandwidth, memory bandwidth, and memory capacity. Our Photonic Fabric delivers a tenfold improvement in performance and energy efficiency deployed as optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB) that integrate into customers' AI accelerators and GPUs. This is a rare foundational leadership opportunity to work on cutting edge IP and SoC verification - you'll shape design strategy from the ground up and build a world-class team as part of our strategic expansion into Southern California. You're not joining an established local team - you're building one. You'll hire the engineers, define the culture, establish the methodology, and shape the technical DNA of Marvell's San Diego design verification organization.
Requirements
- Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 15+ years of relevant experience or Master's degree with 10+ years of experience or PhD with 8+ years of experience.
- Demonstrable experience leading and building robust verification teams.
- Strong proficiency in SystemVerilog with deep expertise in UVM methodology, including constrained random verification, coverage-driven techniques, and UVM library development.
- Proven track record achieving thorough functional and code coverage closure on complex SoC or IP tapeouts.
- Solid scripting skills in Python for verification automation, infrastructure, and tooling.
- Experience with industry simulators such as Xcelium, Questa, or VCS.
- Strong experience with object-oriented design and implementation.
- Excellent communication skills with the ability to collaborate effectively across design, architecture, and software teams.
- Experience with AI development tools.
- Experience with protocols such as AMBA (AXI/AHB/APB), PCIe, Ethernet, I2C, SPI, or UART.
- Experience with ARM/processor subsystem verification, memory controllers, NoC, or cache designs.
- Working knowledge of C/C++ for reference modeling or firmware-driven verification.
- Familiarity with gate-level simulation and post-silicon validation debug.
- Experience mentoring junior verification engineers.
Responsibilities
- Develop SystemVerilog/UVM verification environments for complex SoCs, from block-level IPs through full-chip integration.
- Create detailed verification plans for block, IP, and SoC-level projects, ensuring comprehensive functional and code coverage.
- Architect UVM testbenches including stimulus generators, scoreboards, coverage models, and constrained random sequences.
- Collaborate closely with design, architecture, and software teams to manage milestones and ensure timely deliverables.
- Drive continuous improvement of verification methodologies and processes across the team.
- Build and optimize verification infrastructure regression frameworks, coverage tooling, and automation to improve efficiency.
- Lead rigorous testbench reviews with designers, architects, and software engineers to uphold verification quality.
- Coordinate with software and emulation teams to ensure first-pass tapeout success.
- Use leading edge AI tools to develop infrastructure and environments effectively and efficiently.
Benefits
- employee stock purchase plan with a 2-year look back
- family support programs
- robust mental health resources
- recognition and service awards
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Director
Number of Employees
1,001-5,000 employees
