Senior ASIC Verification Engineer

NVIDIA•Santa Clara, CA

17h

About The Position

NVIDIA is actively searching for talented Senior Verification Engineers to ensure the integrity and excellence of our industry-leading SoCs and GPUs. Joining this team means stepping into a dynamic, innovation-driven environment where your contributions will shape products spanning consumer graphics, autonomous vehicles, and the rapidly evolving realm of artificial intelligence. Our global team is dedicated to redefining the boundaries of technology, working collaboratively to advance what's possible today and set the foundation for tomorrow's computing platforms. We are a team of hardworking engineers working across the micro-architecture, design, verification, implementation, and post silicon validation of groundbreaking NVIDIA automotive and gaming console chips. We specifically focus on the backbone IPs for an ARM based System on-chip.

Requirements

BS or equivalent experience in Electrical Engineering, Computer Engineering, or Computer Science; advanced degrees (MS, PhD) are a plus.
8+ years of experience in ASIC verification-related fields at both the IP and SoC level.
Proven experience in building UVM testbenches from scratch and applying constrained random methodology in a production environment.
High proficiency in C/C++ with the ability to develop architectural golden models and hardware-software co-verification tests.
Deep domain knowledge in Low-Speed IOs (QSPI, UART, I2C), AXI/APB interconnects, DMA controllers, and Memory Controllers.
Expert skills in assertion-based design checks (SVA), code coverage, functional coverage, and formal test plan documentation.
Strong debugging and analytical skills with a methodical approach to resolving complex SoC-level corner cases.
Professional-grade scripting abilities in Python, Perl, or TCL to automate build flows and regressions.

Nice To Haves

Advanced UVM architecture knowledge and large-scale SoC verification experience is a plus!
A forward-thinking mindset with a demonstrated ability to use AI tools to accelerate engineering tasks.
Experience with Testbench Build flows, Makefiles, and version control (Perforce).
Ambitious, highly motivated, and a strong desire to work as a collaborative teammate in a fast-paced environment.

Responsibilities

Lead the verification of the ASIC design, architecture, golden models, and micro-architecture using sophisticated methodologies such as UVM.
Deeply understand the design, define the verification scope, and develop robust verification infrastructure to verify the correctness of complex logic.
Collaborate with architects, designers, and both pre- and post-silicon verification teams to drive comprehensive coverage.
Innovate by bringing AI and LLM-driven workflows into the verification cycle to optimize testbench generation, debug productivity, and coverage closure.