RTL Design and Architect lead

Quest GlobalSan Jose, CA

About The Position

At Quest Global, it’s not just what we do but how and why we do it that makes us different. With over 25 years as an engineering services provider, we believe in the power of doing things differently to make the impossible possible. Our people are driven by the desire to make the world a better place—to make a positive difference that contributes to a brighter future. We bring together technologies and industries, alongside the contributions of diverse individuals who are empowered by an intentional workplace culture, to solve problems better and faster. We are known for our extraordinary people who make the impossible possible every day. Questians are driven by hunger, humility, and aspiration. We believe that our company culture is the key to our ability to make a true difference in every industry we reach. Our teams regularly invest time and dedicated effort into internal culture work, ensuring that all voices are heard. We wholeheartedly believe in the diversity of thought that comes with fostering a culture rooted in respect, where everyone belongs, is valued, and feels inspired to share their ideas. We know embracing our unique differences makes us better, and that solving the worlds hardest engineering problems requires diverse ideas, perspectives, and backgrounds. We shine the brightest when we tap into the many dimensions that thrive across over 21,000 difference-makers in our workplace.

Requirements

  • Bachelor’s/Master’s degree in Electronics /Electrical Engineering.
  • 10+ years of Industry experience.
  • Experince in leading SOC project
  • Experienced in RTL design using VHDL/ Verilog/ System Verilog.
  • Strong Basics of Digital design.
  • Good communication skills and a positive working attitude.

Nice To Haves

  • Prior experience on control loops, micro-controller integration, high speed peripherals, chiplet interconnect is an added advantage.
  • Exposure to micro-processor integration is an added advantage.
  • Experience of working with high-speed peripheral design(DDR/PCIe/UCIe/Ethernet) team is an advantage.
  • Inclination for automation is an added advantage (Exposure to Python).

Responsibilities

  • Involved in the digital design of internal platform or customer projects.
  • Responsibilities include (but not limited to) Specification creation, micro-architecture development, RTL coding, and customer support etc.
  • Responsible for block level design, simulations, optimization, etc.
  • Work with Design Verification team and Physical Design team to take the product from RTL to GDSII.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service