About The Position

The R&D Technical Project Manager will lead large-scale, multidisciplinary programs developing Neural Network Processor (NPU) and AI IP products within Ceva’s AI Division. The role leads cross-functional engineering teams of more than 30 people across architecture, algorithms, VLSI, embedded software, software tools, and systems, delivering programs from product requirements through production-ready delivery for SoC makers and OEM customers. The position serves as a primary interface among customers, the product team, and internal R&D teams, balancing technical leadership, strategic execution, and organizational excellence in a global, multi-site environment. It is accountable for planning and delivering AI Division R&D programs and products with quality, on time, and within budget, as well as defining and deploying program-development processes. The role also oversees PMO activities and continuous improvement of program-management processes. The AI Division develops machine-learning and generative-AI architectures for edge devices and cloud inference. Its R&D spans Neural Network Processors, Vision DSPs, and AI algorithms for applications including smartphones, tablets, automotive, and surveillance cameras. The division combines hardware IP design with embedded software, software-development tools, and system-level solutions.

Requirements

  • B.Sc. or M.Sc. in Electrical Engineering or Computer Science.
  • At least 10 years of experience in SoC or semiconductor product development covering hardware and software.
  • At least 5 years of experience managing complex hardware/software R&D projects with teams exceeding 30 engineers.
  • Proven experience leading full-lifecycle product development from concept and architecture through mass production.
  • Hands-on experience managing R&D programs for Neural Network Processors (NPU), including coordination across data science, graph compiler, compiler, simulation architecture, and hardware.
  • Strong proficiency in project-management methodologies, planning tools, and metrics-driven execution.
  • Exceptional organizational, communication, and leadership skills in global, multi-site environments.
  • Ability to work independently and balance technical depth with strategic oversight.

Nice To Haves

  • Experience leading complex AI processor IP execution projects.
  • Direct experience with NPU, Vision DSP, or Edge AI accelerator architectures and associated AI compiler/runtime environments.
  • Familiarity with Generative AI, LLM, Vision and Geometry Processing, or AI for embedded systems.
  • Background in customer-facing project management with OEM or SoC partners.

Responsibilities

  • Plan and deliver AI Division R&D programs and products to the required quality, schedule, and budget.
  • Define and deploy the AI Division’s program-development processes.
  • Own end-to-end planning and delivery for AI processor IP programs covering hardware design, embedded software, and software-development tools.
  • Build and manage integrated schedules across RTL, verification, firmware, drivers, toolchain, and documentation.
  • Drive execution through concept, design, verification, bring-up, and customer-release phases.
  • Manage program POR, priorities, and change control.
  • Track dependencies among IP architecture, firmware readiness, SDK and toolchain availability, and customer-enablement deliverables.
  • Define and manage program KPIs, including schedule, quality metrics, and customer satisfaction.
  • Lead multidisciplinary engineering teams across hardware design, verification, modeling, firmware, SDK/toolchain, and system validation.
  • Align technical priorities and milestones with product management, system architects, and customer engineering.
  • Coordinate with silicon partners and customers to support IP integration and bring-up.
  • Coordinate work across global R&D sites and foster collaboration among distributed teams.
  • Promote an R&D culture focused on technical innovation, accountability, and cross-functional collaboration.
  • Align hardware deliverables with the corresponding software-development environment.
  • Oversee development and release of software tools, including SDKs, compilers, profilers, debuggers, simulators, and evaluation platforms.
  • Manage embedded firmware releases, drivers, and Graph compiler deliverables.
  • Identify technical and schedule risks early and drive mitigation and contingency plans.
  • Ensure design readiness and quality reviews across hardware, software, and tools.
  • Ensure configuration management, version control, and quality documentation across IP and software components.
  • Serve as the central communication hub across engineering, marketing, operations, and customers.
  • Provide executive-level status reports with clear visibility into risks, dependencies, and critical paths.
  • Oversee PMO activities and support definition, deployment, and continuous improvement of program-management processes.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service