Product Development Engineer
About The Position
About the Role: The Manufacturing Content Development Engineering Group is responsible for architecting, developing, validating and productizing high quality manufacturing test content for FPGAs to screen out any manufacturing defects and thus guarantees the highest quality of outgoing parts to customers. Other responsibilities of the Product Development Engineer include but are not limited to: Develop and implement DFT strategies for FPGAs, including scan insertion, and interconnect testing to test all the routing. Develop and maintain ATPG (Automatic Test Pattern Generation), Interconnect Test Generation, Programmable Logic Test Generation, and other manufacturing test content flows and scripts. Collaborate with RTL design and verification teams to ensure testability features are embedded efficiently. Define and implement test plans, patterns, and fault models to ensure optimal test coverage and yield. Perform pre-silicon test pattern simulation and validation to ensure test effectiveness prior to tape-out. Analyze test results, debug silicon failures, and provide root cause analysis. Work with manufacturing and test teams to optimize test time, cost, and quality. Analyze early customer returns with emphasis on driving test hole closure activities. Drive test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations. Stay updated with industry trends and emerging DFT/test technologies.
Requirements
- BS/MS in Electrical Engineering, or equivalent (or other related Engineering degree) with 3+ years of industry experience in the following:
- Experience in IC design and IC test.
- Experience in DFT methodologies such as scan chains, ATPG, boundary scan, IJTAG and JTAG networks
- Test development tools (e.g., TessentIJTAG, FastScan, Tessent Shell etc).
- Experience with RTL design, synthesis, and verification flows.
- Experience with fault grading, test time analysis, test coverage analysis, and test yield enhancement.
- Scripting skills in Python, Perl, TCL, or similar.
- Semiconductor manufacturing test processes.
- Digital and analog circuit fundamentals.
Nice To Haves
- Post-silicon experience including pattern conversion, Automated Test Equipment (ATE) pattern bring-up and silicon characterization is a plus.
Responsibilities
- Develop and implement DFT strategies for FPGAs, including scan insertion, and interconnect testing to test all the routing.
- Develop and maintain ATPG (Automatic Test Pattern Generation), Interconnect Test Generation, Programmable Logic Test Generation, and other manufacturing test content flows and scripts.
- Collaborate with RTL design and verification teams to ensure testability features are embedded efficiently.
- Define and implement test plans, patterns, and fault models to ensure optimal test coverage and yield.
- Perform pre-silicon test pattern simulation and validation to ensure test effectiveness prior to tape-out.
- Analyze test results, debug silicon failures, and provide root cause analysis.
- Work with manufacturing and test teams to optimize test time, cost, and quality.
- Analyze early customer returns with emphasis on driving test hole closure activities.
- Drive test time reduction through analysis of fallout data versus test time for various IPs to balance and drive overall product cost optimizations.
- Stay updated with industry trends and emerging DFT/test technologies.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
What This Job Offers
Job Type
Full-time
Career Level
Mid Level
