The Principal Validation Engineer (Lead) will own lab validation strategy and execution for advanced ASIC/SoC products integrating CXL 3.x, HBM, DDR, PCIe, and high-speed SerDes. The role combines hands-on silicon bring-up and debug with technical leadership of validation activities, including test planning, methodology, and coordination across design, DFT, firmware, and product/test engineering. The position includes defining and leading validation plans, bringing up silicon and lab platforms, guiding other validation engineers, operating advanced lab equipment, and developing automation and data analysis infrastructure. It also involves characterizing high-speed links and memory interfaces, leading root-cause investigations, documenting methods and results, communicating project status and risks, and mentoring junior engineers.
Stand Out From the Crowd
Upload your resume and get instant feedback on how well it matches this job.
Job Type
Full-time
Career Level
Principal