Principal SRAM Circuit Design Engineer

Marvell TechnologyBurlington, VT
$160,400 - $237,320Onsite

About The Position

Marvell’s Central Engineering Foundational IP team is seeking a Principal Circuit Design Engineer to join our Burlington, VT team. We are seeking a talented and experienced SRAM Circuit Design Engineer to join our team. The ideal candidate will have a solid understanding of digital and analog circuit design principles, with a proven track record of delivering successful memory designs in advanced process nodes. In this position, you will be responsible for the design, verification, and characterization of high-performance SRAM for cutting-edge semiconductor products.

Requirements

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • 10+ years of hands-on experience in digital circuit design, with a focus on custom memory and transistor-level digital circuit design in advanced CMOS technologies.
  • Experience with various SRAM architectures (e.g., 6T, 8T, multi-port, pseudo-2-port)
  • Proficiency in industry-standard EDA tools (e.g., Cadence Virtuoso, SpectreX, QuantusQRC parasitic extraction).
  • Familiarity with statistical analysis methods.
  • Ability to work effectively in a collaborative team environment.

Nice To Haves

  • Experience with custom SRAM or DRAM design and characterization.
  • Ability to work independently and manage project deadlines effectively.
  • Strong verbal and written communication skills.
  • Knowledge of physical design processes and tools.

Responsibilities

  • Lead the design and supervise the layout of custom memory cells, arrays, and peripheral circuits, focusing on performance, power, and area optimization.
  • Conduct comprehensive circuit simulations to ensure functionality, timing, and robustness across process, voltage, and temperature.
  • Custom circuit schematic and cross-section entry using Cadence Virtuoso design tools.
  • Characterize custom SRAM for view development.
  • Identify and propose innovative solutions to enhance power-performance-area metrics.
  • Partner with the Hardware and Silicon Validation Team for silicon evaluation and root cause Model to Hardware Correlation (MHC) issues.
  • Develop and improve design methodologies, flows, and scripts to enhance productivity and quality.
  • Analyze, summarize, document, and present results effectively.

Benefits

  • employee stock purchase plan with a 2-year look back
  • family support programs to help balance work and home life
  • robust mental health resources to prioritize emotional well-being
  • recognition and service awards to celebrate contributions and milestones
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service