Pre-si Power and Performance System Validation Engineer

Intel Corporation•Austin, TX
•$52,000 - $200,000•Hybrid

About The Position

The Pre-si Power and Performance System Validation Engineer will contribute to the development, testing, and validation of technologies for data centers as part of Intel’s Data Center Group (DCG). The role involves technical problem-solving, analysis of complex systems, and system correlation to support efficiency and innovation. This is an 18-month Intel contract position and is eligible for Intel’s hybrid work model, with work split between an assigned Intel site and off-site. The primary location is Austin, Texas, with additional locations in Santa Clara, California, and Hillsboro, Oregon. The engineer will develop and execute SoC-level power, thermal, and performance validation and optimization plans; work with architecture, design, firmware, and software teams; investigate system-level failures; and maintain validation infrastructure. The position requires a bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field, along with relevant SoC validation and pre-silicon simulation or emulation experience. This position is not eligible for Intel immigration sponsorship.

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.
  • At least 3 years of experience in SoC power and performance validation.
  • At least 3 years of experience in pre-silicon simulation and emulation.
  • At least 3 years of experience developing and/or optimizing power/performance KPIs.
  • At least 2 years of experience debugging SoC-level power, thermal, and performance failures.
  • At least 2 years of knowledge of hardware/software optimizations for power and performance.
  • At least 2 years of experience with silicon verification, test program development, and test plan execution.
  • Experience with Python programming.
  • Strong analytical and problem-solving aptitude.
  • Effective communication and documentation skills for cross-functional collaboration.
  • Willingness to work across multifaceted teams.
  • This position is not eligible for Intel immigration sponsorship.

Nice To Haves

  • Graduate degree (Master’s or PhD).
  • At least 2 years of experience in SoC FPGA/emulation functions.
  • At least 2 years of experience with SoC-level debug.
  • At least 1 year of experience in pre-silicon functional design, validation, and/or hardware/firmware/software integration.
  • At least 1 year of experience on major pre-silicon platforms such as logic simulation, virtual platforms, FPGA, and/or emulation.
  • Expertise in system-level power management of real-time processors and systems.
  • Understanding of MIPI MPHY, JTAG, DDR, PCIe/USB/PCI-E/Ethernet/SPMI bus protocols.
  • Familiarity with validation tools such as data loggers, behavioral checkers, and state-space coverage techniques.
  • Familiarity with system board design/debugging and lab equipment such as oscilloscopes and logic analyzers.
  • Experience with performance modeling, benchmarking, and validation infrastructure setup.
  • Knowledge of RTL languages, in-circuit emulation, and FPGA fast prototyping.

Responsibilities

  • Develop and execute SoC-level power, thermal, and performance validation and optimization plans across Intel products.
  • Collaborate with architecture, design, firmware, and software teams to ensure power, thermal, and performance meet competitive targets and specifications.
  • Establish and execute methodologies for validating hardware/software optimizations and ensure alignment with business KPIs.
  • Perform SoC-level debug to identify root causes and resolve functional and triage failures related to power, thermal, and performance.
  • Configure and set up data loggers to collect and analyze thermal data.
  • Develop and maintain validation infrastructure, including performance monitors, behavioral checkers, and testing environments.
  • Produce comprehensive validation reports summarizing activities and results, and communicate findings effectively to relevant teams.
  • Drive continuous improvements to validation strategies, methodologies, and processes.
  • Collaborate across architecture, design, verification, firmware, software, and platform teams.

Benefits

  • Competitive pay
  • Stock bonuses
  • Health benefits
  • Retirement benefits
  • Vacation
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service