About The Position

In this position, you will work with the team that develops SOCs used within Apple devices. You will be specifically responsible for high-speed serial interface signal integrity and power integrity for Apple SOCs covering the span from silicon to package to board. Prior design and modeling experience with USB, PCIe, or comparable interfaces is a must-have. Work on the electrical and physical design of high-speed serial interface systems. Work on the electrical extraction and validation of package and PCB. Work with circuit design team and vendor to optimize circuit and system design SI and PI modeling, simulation, and characterization of high-speed serial interface. Develop and execute test plans to validate signal and power integrity. Work with product engineering and system engineering to debug and improve product yield. The candidate will be responsible for all aspects of SI in high speed serdes interfaces, including power integrity if applicable. The candidate will define, influence, and implement interface specifications. The candidate will perform 3D model extractions and simulations for design optimization, verification, and validation on all relevant channel components, including silicon analog front ends, package interposers and substrates, PCBs, connectors, and cables. The candidate will drive co-design across SOCs, packages, and systems to optimize KPI in Apple products. Perform end-to-end PDN sign off including modeling of die/interposer/PKG/PCB/PMU, conduct transient voltage noise simulations for inrush and coupled noise analysis, to meet stringent impedance, voltage droop spec. and PSIJ requirements.

Requirements

  • Prior design and modeling experience with USB, PCIe, or comparable interfaces is a must-have.
  • BS and 10+years of relevant industry experience. PhD and 8+ years industry experience (or equivalent).
  • Familiar with signal and power integrity issues of high speed serial interfaces.
  • Experience working with the actual product package/board design and analysis, SI/PI methodology development, and lab correlation/validation of the simulation results.
  • Familiarity with lab equipment, such as: VNA, TDR, real-time scope, spectrum analyzer, etc.
  • Possess strong fundamentals in 3D/2D EM simulation tools and transmission line theory.
  • Excellent academic background and experience beyond graduate school studies.
  • Good communication skills.

Responsibilities

  • Work on the electrical and physical design of high-speed serial interface systems.
  • Work on the electrical extraction and validation of package and PCB.
  • Work with circuit design team and vendor to optimize circuit and system design SI and PI modeling, simulation, and characterization of high-speed serial interface.
  • Develop and execute test plans to validate signal and power integrity.
  • Work with product engineering and system engineering to debug and improve product yield.
  • Define, influence, and implement interface specifications.
  • Perform 3D model extractions and simulations for design optimization, verification, and validation on all relevant channel components, including silicon analog front ends, package interposers and substrates, PCBs, connectors, and cables.
  • Drive co-design across SOCs, packages, and systems to optimize KPI in Apple products.
  • Perform end-to-end PDN sign off including modeling of die/interposer/PKG/PCB/PMU, conduct transient voltage noise simulations for inrush and coupled noise analysis, to meet stringent impedance, voltage droop spec. and PSIJ requirements.
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service