Network Interface Controller (NIC) Architect

Broadcom•San Jose, CA

6d•$200,000 - $320,000

About The Position

We are seeking a highly experienced Network Systems Architect to lead the design and development of our next-generation high-performance NICs. In this role, you will define end-to-end hardware and software architectures tailored for AI networking, guiding products from conceptualization and customer requirements through implementation and system verification. You will play a critical role in influencing product strategy, ecosystem engagement, and industry specifications.

Requirements

MS or Ph.D. in Engineering, Computing, or a closely related discipline.
16+ years of dedicated experience in high-performance Network Interface Controller (NIC) and network-system architecture.
Deep understanding of RDMA transports, congestion control algorithms, dynamic connection management, and multipath packet spraying.
Extensive background in FPGA/ASIC systems, direct memory access, and defining firmware/driver interfaces.
Proven track record of cross-organizational decision-making and guiding hardware, software, firmware, and verification engineers through implementation.
Active participation or leadership in network standardization bodies (e.g., Ultra Ethernet Transport Software Working Group).
Experience defining composable hardware/software plug-in architectures or programmable packet-processing pipelines.
A strong portfolio of issued patents, academic publications, or technical reports related to network systems.

Responsibilities

Define end-to-end hardware/software architectures for Remote Direct Memory Access (RDMA), Ultra Ethernet, RDMA over Converged Ethernet (RoCE), and multipath transport.
Architect NIC datapaths, offloads, programmable congestion control, load balancing, and multiplane networking.
Translate customer, product, and standards requirements into implementable architectures using executable modeling, workload analysis, and silicon-aware tradeoffs.
Design and evaluate queue, buffer, and telemetry systems, ensuring memory architectures meet target workloads without requiring post-silicon corrections.
Interface with programmable logic team help define APIs and trade-offs between different solutions
Decompose collective-communication libraries (such as NCCL and RCCL) to derive minimum NIC primitives, feature dimensions, and hardware-software interfaces.
Act as a technical interface to strategic customers to help define solutions.
Drive multi-vendor convergence and standards development, participating in organizations like the Ultra Ethernet Consortium or Open Compute Project.
Influence product strategy, technical roadmaps, and cross-organizational engineering teams without direct management authority.