Hardware Lead Engineer, Hyperscale Line of Business

Pure Storage•Santa Clara, CA
•Onsite

About The Position

Drive the hardware engineering lifecycle for Everpure’s Hyperscale Line of Business, shaping high-performance, energy-efficient storage architectures tailored directly to hyperscale partners. You will serve as the technical lead bridging customer requirements and internal engineering execution, ensuring custom hardware solutions meet exacting performance and total cost of ownership (TCO) benchmarks. Working closely with cross-functional teams in validation, diagnostics, manufacturing test, and operations, you will lead hardware qualification projects, solve critical escalations, and advance system robustness. This role gives you direct ownership over the hardware that powers next-generation, large-scale data infrastructure.

Requirements

  • Advanced technical mastery in x86 architectures, enterprise storage systems, subcomponent selection (NVMe, power supplies, PWM design), and high-speed bus interfaces (PCIe, SAS/SATA, UPI, I2C/I3C, SPI).
  • Proven ability to design, automate, and execute hardware qualification frameworks using scripting languages (such as Python or BASH) alongside industry-standard stress and diagnostic tools.
  • Hands-on proficiency analyzing device- and system-level power regulators, cooling, and high-speed signal integrity utilizing oscilloscopes and protocol analyzers.
  • Demonstrated success leading technical projects autonomously in fast-paced environments, collaborating across engineering and manufacturing disciplines, and mentoring team members.

Responsibilities

  • Lead Hardware Qualification & System Hardening: Plan, execute, and automate comprehensive x86 hardware validation cycles—including electrical, signal integrity, and protocol testing—to guarantee system reliability for enterprise hyperscale deployments.
  • Drive Cross-Functional Production Readiness: Partner with operations, manufacturing test, and software diagnostic teams to transition custom storage subsystems into full-scale production, establishing clear test coverage and automated validation workflows.
  • Resolve High-Impact Technical Escalations: Perform root-cause analysis on complex hardware failures and field escalations, using advanced tools like high-speed oscilloscopes and bus analyzers to trace and rectify system-level anomalies.
  • Optimize Subsystem Efficiency & Architecture: Evaluate and select critical hardware components—such as CPU subsystems, DDR4/5 memory, PCIe devices, BMCs, and power distribution modules—to optimize energy efficiency and system performance.
  • Mentor and Elevate Engineering Standards: Provide technical guidance and mentorship to engineering peers, refining qualification processes and stress-testing methodologies (using tools like PTU, Mprime, and Iometer) to continuously improve team output.

Benefits

  • flexible time off
  • wellness resources
  • company-sponsored team events
© 2026 Teal Labs, Inc
Privacy PolicyTerms of Service