FPGA / VLSI Engineer

E-Space•Saratoga, CA

9d•Onsite

About The Position

Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place! E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems. We’re intentional, we’re unapologetically curious and we’re 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life. We are seeking an FPGA/VLSI engineer to contribute to digital hardware development targeting ASIC/SoC platforms used in advanced communication systems. This role focuses on RTL design, FPGA prototyping, and system integration, working closely with cross-functional teams to deliver high-quality designs.

Requirements

Bachelor’s, Master’s, or PhD in Electrical Engineering, Computer Engineering, or related field
Strong experience writing synthesizable SystemVerilog/Verilog
Proven experience with FPGA development flows, including synthesis, implementation, and validation
Solid understanding of digital design fundamentals and timing analysis

Nice To Haves

Experience with SoC FPGA platforms (e.g., Xilinx Zynq, Intel SoC FPGA)
Familiarity with AXI/AHB or similar bus protocols
Exposure to ASIC design flow, including synthesis and STA
Experience with high-speed interfaces (e.g., PCIe, Ethernet)
Knowledge of communication systems (e.g., 5G PHY/MAC concepts)

Responsibilities

Design and implement RTL using SystemVerilog with consideration for timing, power, and area
Perform FPGA prototyping, validation, and hardware bring-up for digital designs
Develop and execute simulation and debugging strategies at block and subsystem levels
Contribute to SoC-level integration, including interfacing with processors, memory, and peripherals
Analyze and resolve timing issues, including setup/hold violations and basic clock domain crossing concerns
Collaborate with verification, ASIC, and software teams to ensure functional correctness and performance
Participate in design reviews and contribute to improving design quality and best practices